Press Releases
Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
Jan 26, 2016Smarter Resource Management Significantly Improves Customer Design Efficiency
-
Jan 25, 2016Solution Enables Efficient Reuse of UPF 3.0 System-Level IP Power Models for Early Analysis of SoC Architectures for Power and Performance
-
Jan 20, 2016Offers a Smarter Way to Get PrimeTime Signoff-Quality Timing Models with Available Compute Resources
-
Jan 6, 2016High-Quality IP Enables Integration in Two Weeks and Speeds Time to Volume
- Jan 5, 2016Latest Version of Static Analysis Solution Adds Coverage for PHP, Python; Improves Security Analysis, Integration Support, and Ease of Use
-
Dec 17, 2015High-Quality IP Combined with Synopsys' HAPS-70 FPGA-Based Prototyping System and Professional Services Accelerate Time-to-Market
-
Dec 14, 2015Achieves 5 Percent Smaller Area with Accelerated Design Closure
-
Dec 9, 2015CODE V Optical Design Software Release 10.8 Is Now Generally Available
-
Dec 8, 2015Latest Releases Accelerate Design of Complex, State-of-the-Art Photonic Components and Systems
-
Dec 2, 2015Q4 2015 Financial Highlights
-
Nov 24, 2015Qualification Brings Proven, Transformational Benefits of IC Compiler II to Adopters of Samsung Foundry's Latest FinFET Process
-
Nov 23, 2015Native SystemVerilog Ethernet VIP Features Built-in Coverage, Verification Planning, Protocol-Aware Debug and Source Code Test Suites
-
Nov 17, 2015Synopsys Has Identified and Closed Method Used to Gain Access; Investigation Determines No Customer Project or Design Data in the Portal Was Accessed
-
Nov 10, 2015Collaboration Provides Synopsys with Access to the Latest ARM® Fast Models for Use with Virtualizer Development Kits
-
Nov 10, 2015Expands Comprehensive VIP library for ARM® AMBA® protocols with System-Level Test Suites, System Monitor, Protocol-aware Debug and Performance Analysis; Adds VIP for New AMBA 5 AHB5 Standard
-
Nov 9, 2015Reference Flow Using Galaxy Design Platform Available for Early Customer Engagement
-
Nov 4, 2015New Option Enables Implementation of a Trusted Execution Environment on a Single, Ultra-Low Power ARC EM Core
-
Nov 3, 2015Technical Sessions Feature Processor Optimization, IP, Software Security, Prototyping and Verification Solutions
-
Oct 28, 2015Appointment Underscores Synopsys' Commitment to Increasing Software Integrity
-
Oct 26, 2015One Year after Launch, IC Compiler II Seeing Rapid and Broad Deployment
-
Oct 21, 2015Demonstration Validates Performance and Compliance of DesignWare MIPI D-PHY for Low-Risk Integration into Mobile SoCs
-
Oct 20, 2015Latest Enhancements Provide up to 10 Percent Increase in Quality of Results and Accelerate Development of High Reliability and Functional Safety Designs
-
Oct 5, 2015Innovative, Efficient Engines Achieve Speed-Up While Reducing Pattern Count by 25 Percent
-
Oct 5, 2015Provides Highest Degree of Safety-Related Confidence and Accelerates Functional Safety Qualification
-
Sep 30, 2015Synopsys' Application-Specific Instruction-Set Processor Tool Enabled Rapid Exploration and Optimization of Processor Architecture for Multi-Function Printer Application
-
Sep 29, 2015Compliant DesignWare SHA-3 Cryptography IP Protects the Integrity of Electronic Content in Applications Including Message Authentication and Digital Signatures
-
Sep 22, 2015Optimized DesignWare IP Addresses Security, Wireless Connectivity, Energy Efficiency and Sensor Processing Requirements of IoT Applications
-
Sep 17, 2015DesignWare IP Portfolio for TSMC 10-nm Process Includes USB, HSIC, PCI Express, DDR, MIPI and Embedded Memories
-
Sep 17, 2015Predictable Design Closure Enabled by the Galaxy Design Platform Now Available to Customers of TSMC 10-nm Process
-
Sep 16, 2015Collaboration Delivers Tool Enablement for Mutual Customers
-
Sep 16, 2015Integrated HAPS Hardware and ProtoCompiler Software Reduces Time to First Prototype to Less than Two Weeks
-
Sep 10, 2015ARC EM9D and EM11D Cores Address Need for Increasing Signal Processing Bandwidth in IoT Applications
-
Sep 9, 2015Achieves Higher Frequency and Smaller Area
- Sep 8, 2015Attendees Will Learn About Processor IP, Software and Programming Tools Optimized for Low-Power Embedded Applications
-
Sep 1, 2015High-Performance, Low-Power IP Enables Designers of Mobile and Consumer SoCs Using Mie Processes to Reduce Design Risk
-
Aug 31, 2015Reduced Memory, Improved Runtime and Broad Runset Availability Driving Adoption by Leading Companies
-
Aug 31, 2015IC Validator Delivers Near-Linear Distributed Processing Scalability
-
Aug 26, 2015Annual Competition Recognizes Student Achievements in Optical Design
-
Aug 19, 2015Q3 2015 Financial Highlights
-
Aug 3, 2015
-
Aug 3, 2015Framework Will Help Companies Assess Vulnerabilities and Mitigate Risk
-
Aug 3, 2015Multi-Vendor USB 3.1 Interoperability Lowers Design Risk and Speeds Development of 10 Gbps USB SoC Designs
-
Jul 29, 2015Certified and Compliant DesignWare USB, PCI Express, HDMI, MIPI and SATA IP Ensure Functional Correctness and Minimize Integration Risk
-
Jul 28, 2015DesignWare USB-C IP Supports Reversible USB Type-C Connectors and USB 3.1, 3.0 and 2.0 Specifications
-
Jul 27, 2015Adds Coverage for JavaScript and Objective-C, Expands Security Testing Capabilities
- Jul 16, 2015Asset Acquisition Expands Leading DesignWare IP Portfolio with Low-Power Wireless Interface IP for IoT Applications
-
Jul 8, 2015LightTools 8.3 Helps Speed the Design of Luminaires with a New Advanced Design Module
-
Jul 6, 2015Delivers Higher Frequency and Smaller Area Compared to Other Synthesis Solutions
-
Jun 29, 2015Acquisition Complements DesignWare IP Portfolio with a Broad Range of Security IP
-
Jun 24, 2015
-
Jun 24, 2015Synthesis-Based Test Delivers Higher Quality and Addresses ISO 26262 Functional Safety Requirements
-
Jun 22, 2015Supports Latest 16G PCIe 4.0 Specification and Adds Features for Reliability, Availability and Serviceability
-
Jun 22, 2015Cooperative programs will cultivate advanced design talent and help facilitate further advancement of Taiwan's semiconductor industry
-
Jun 21, 2015Collaboration Follows Silicon Success of Synopsys DesignWare Logic Libraries and Tools in First UMC 14-nm FinFET Process Qualification Vehicle
-
Jun 18, 2015Latest Release Delivers Advanced FDTD Simulation Features and Significant Speed Improvements
-
Jun 15, 2015Imagination's IMGworks Platform IP Group Leverages Long Standing Collaboration with Synopsys to Make Full Use of IC Compiler II's Advanced Capabilities
-
Jun 9, 2015Samsung Deploys IC Compiler II for Physical Design Across Established and Emerging Nodes
-
Jun 8, 2015Availability of ASIL B Ready IP and Investment in AEC-Q100 Testing and TS 16949 Quality Management Accelerates Qualification of Automotive SoCs
-
Jun 8, 2015New Partitioning Technology Enables Consistent Multi-core Scalability
-
Jun 8, 2015Certification Further Broadens Reach of Design Acceleration Benefits of IC Compiler II
-
Jun 8, 2015Power-Efficient Hardware-Software DesignWare IoT Platform Accelerates Development of System-on-Chips for IoT Applications
-
Jun 7, 2015
-
Jun 4, 2015Galaxy Design Platform-based Implementation Flow Available Today for 14-nm
-
Jun 4, 2015Collaboration addresses the increasing image sensor design complexity; targets high-end smartphone, security, and medical X-ray markets
-
Jun 3, 2015Superior Performance and Accuracy, Combined with In-Design Early Analysis Boosts Design Teams' Productivity
-
Jun 3, 2015PrimeRail Dynamic Analysis Deployed in Production Design Flow
-
Jun 1, 2015Delivers Game-Changing Benefits of 10X Faster Throughput
-
May 28, 2015
-
May 26, 2015Virtualizer Development Kit Speeds Software Development, Integration and Test of Chassis Electronic Control Units for Renesas MCUs
-
May 21, 2015Silicon-Proven, Compliant DesignWare IP Cuts Active Power Consumption to Less than 5 mW/Gb/Lane and Standby Power to Less than 10 uW/Lane
-
May 20, 2015Q2 2015 Financial Highlights
-
May 14, 2015New Licensing Agreement Builds on Successful Use of ARC IP Cores in Broadcom's High-Volume Home Video Products
-
May 13, 2015Native SystemVerilog-based VIP for DDR4 3DS Expands Synopsys' Portfolio of Memory VIP and Offers Built-in Coverage, Protocol Checks, Verification Plan and Protocol-aware Debug
-
Apr 28, 2015Combined Benefits of Virtual Prototyping and FPGA-Based Prototyping Speed Development for DesignWare IP in 64-bit ARM-Based Designs
-
Apr 21, 2015Collaboration with Leading Semiconductor Companies and Foundries Delivers Silicon Accuracy with No Change in IC Design Analysis Flows
-
Apr 20, 2015Acquisition of Company that Independently Discovered Heartbleed Bug Will Extend Coverity Quality and Security Platform
- Apr 7, 2015DesignWare IP on TSMC 16FF+ Processes Enables Designers to Accelerate Development of Mobile and Enterprise SoCs
-
Apr 6, 2015Synopsys Tools are 16-nm-Certified and Deployed in Production Designs; 10-nm Co-development Enables Engagements with Early Adopters
-
Mar 31, 2015LucidShape 2.0 Now Generally Available
-
Mar 30, 2015DesignWare EV Processor Family Delivers Faster Object Detection with Significantly Lower Power Consumption
-
Mar 25, 2015Automatic Generation of the Software Development Kit in Parallel with the Hardware Model Enables Rapid Architectural Exploration to Optimize ASIPs for Power, Performance and Area
Press Kit
About Us
Publications