Press Releases
Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
Dec 19, 2005AMCC Deploys SystemVerilog Verification Environment With Synopsys' VCS® Native Testbench and Reference Verification Methodology
-
Dec 19, 2005PSM Technology Enhances Lithography Resolution and Yield for High-Performance Products
-
Dec 14, 2005Provides Complete Set of Standards-Based I/O Libraries for General Purpose and High-Performance Applications
-
Dec 7, 2005DesignWare PHYs for Hi-Speed USB 2.0 and Hi-Speed USB OTG Developed with TSMC's Production-Proven 90-nm Libraries
-
Dec 6, 2005Increased Predictability of Manufacturing Process through TCAD Lowers Product Development Cost and Time
-
Nov 28, 2005IC Compiler Fits Easily in the Agere Flow, Delivers Higher Performance
-
Nov 21, 2005Reference Design Flow Features Low Power Management and Design-for-Manufacturing Automation Capabilities
-
Nov 8, 2005TetraMAX® ATPG Performance Speedup Combined with a New Waveform Debugger Streamline Test Pattern Generation for Complex Designs
-
Nov 7, 2005Composite Current Source Model First to Combine Timing, Noise and Power
-
Nov 7, 2005Designers Benefit from Enhanced Productivity and Reduced Design Margins
-
Nov 2, 2005Combined Technology Can Read, Write and Provide On-The-Fly View of Compressed Files
-
Nov 1, 2005DFT MAX Achieves 90% Test Data Volume Reduction for Flat Display TV Controller
-
Oct 31, 2005Exar Develops and Deploys Advanced SystemVerilog Verification Environment and Reference Model with VCS® Native Testbench Technology
-
Oct 24, 2005TetraMAX Diagnostics Enable TSMC to Accelerate Yield Ramp on Deep Submicron Designs
-
Oct 19, 2005Advanced Testbench Techniques Critical for Multi-Protocol Verification Environment at Chip and System Levels
-
Oct 19, 2005Project Methodology Leverages Assertions, Functional Coverage, Constrained-Random Stimulus Generation and PCI Express® Verification IP
-
Oct 17, 2005Sentaurus Sets New Standard in TCAD Simulation Capabilities for Semiconductor Process, Device, Circuit and System Analysis, and Parametric Yield Optimization
-
Oct 10, 2005Communications Leader Uses Synopsys' Tools and Flows From Design Through Physical Implementation
-
Oct 4, 2005ARM and Synopsys Collaborate to Demonstrate Galaxy Design and Discovery Verification Flow for ARM Cortex-A8 Processor Implementation
-
Oct 4, 2005Comprehensive Design Kit for X-FAB's 0.6-Micron Process Improves Quality and Speeds Time to Market
-
Oct 4, 2005Accurate OPC Modeling Critical for Accelerating Time to Yield
-
Oct 3, 2005New, Accurate Model Speeds Time to Results by 2X
-
Oct 3, 2005Acquisition Will Establish EDA Industry's First Direct Connection into Fabrication Processes
-
Oct 3, 2005Enhanced Reference Methodology delivers 10 percent higher performance
-
Oct 3, 2005Synopsys and Dassault Partner to Provide Improved Electro-Mechanical Design
-
Sep 26, 2005Mixed -Signal IP Complements Synopsys' Market-Leading Portfolio of Serial Interface Controllers
-
Sep 26, 2005Verification IP Product Combines with Advanced Methodologies and Tools to Deliver a High-Performance Integrated Verification Environment
-
Sep 26, 2005Testing Conducted With Synopsys' Wireless USB Device Controller IP and Alereon's WiMedia Ultra-Wideband PHY
-
Sep 26, 2005Companies Lead Industry With Hardware and Software Interoperability Testing
-
Sep 26, 2005Early IP Availability From Synopsys Drives Wireless USB Integration Into Next Generation SoCs
-
Sep 26, 2005Pioneer-NTB Delivers Standards-Based, Mixed-HDL Verification Built on Synopsys' Proven VCS® Technology
-
Sep 21, 2005Automated Macro Placement and Power Network Synthesis Reduces Design Planning Time Up to 10x
-
Sep 21, 2005Verification Effort Reduced With Certified DesignWare Verification IP
-
Sep 21, 2005New ARM-Synopsys Book Provides Blueprint for System-on-Chip Verification Success Using SystemVerilog
-
Sep 21, 2005Addition Enables Easy Adoption of AMBA 3 AXI Protocol with Automated Subsystem Assembly and Comprehensive Set of Synthesizable and Verification IP
-
Sep 21, 2005VMM Standard Library Enables Adoption of Techniques in the ARM-Synopsys Verification Methodology Manual (VMM) for SystemVerilog
-
Sep 19, 2005Leading-Edge Companies Achieve Significant Productivity Gains and Cost Savings Using New Flip Chip Methodology
-
Sep 14, 2005Syracuse to Receive Sun Workstations and Synopsys EDA Software and Licenses
-
Sep 14, 2005Dismissal Resolves Litigation With No Additional Expense to Synopsys
-
Aug 23, 2005Demo at Intel Developer Forum Shows Two-Way Transfer of Large Multimedia Files using the USB-IF's Wireless USB and WiMedia UWB Platform
Press Kit
About Us
Publications