All News Releases

Highlights: Smart Loading technology in Verdi, enabled by Unified Compile with VCS, delivers 5X faster design load and tracing Unified constraint solver technology in VC Verification IP enables 2X...

Synopsys, Inc. (Nasdaq: SNPS) today announced that Astera Labs successfully utilized Synopsys' Fusion Design Platform™, Verification Continuum™ Platform, and Design Services to develop its...

Synopsys, Inc. (Nasdaq: SNPS) today announced that Trac Pham, CFO, will speak at the Baird 2019 Global Consumer, Technology and Services Conference in New York, on June 4, 2019, at the...

Highlights: Exceptional QoR delivered by IC Compiler II with Advanced Fusion technologies enables Juniper to meet aggressive PPA goals for next-generation networking designs Advanced Fusion...

Highlights: Patented full-chip-scale parametric design yield analysis delivers accurate statistical yield with over 1000X faster performance than Monte Carlo static timing analysis Unique design...

Highlights: Synopsys' Fusion Design Platform enables faster implementation with optimized PPA for Arm processors QuickStart Implementation Kit (QIK) using Arm Artisan Physical IP and POP IP,...

Highlights: Synopsys Cloud Solution now supports Google Cloud Platform for TSMC OIP VDE TSMC has certified that GCP meets both its stringent security and performance requirements Synopsys and...

Highlights: VC Formal Datapath Validation application delivers over 100X speed-up in formal verification between a reference C/C++ algorithm and RTL design implementation over conventional techniques

Highlights: ZeBu Power Analyzer extends the ZeBu Server 4 emulation system with novel, multi-threaded power analysis engines supporting RTL and gate-level flows Executes billion-cycle activity...

Synopsys, Inc. (Nasdaq: SNPS) today reported results for its second quarter of fiscal year 2019. Revenue for the second quarter of fiscal 2019 was $836.2 million, compared to $776.8 million for...

Synopsys, Inc. (Nasdaq: SNPS) today announced that its DesignWare® ARC® EV6x Vision Processor IP with Safety Enhancement Package (SEP) was named "Best Processor" by the Embedded Vision Alliance...

Highlights: KudanSLAM software algorithms optimized for Synopsys DesignWare ARC EV6x Embedded Vision Processor IP deliver efficient and accurate computer vision to AI, automotive, and IoT applications

Highlights: Collaboration enables faster deployment of virtual environments at tier 1 and OEM companies Using Synopsys VDKs enabled Elektrobit to port its AUTOSAR operating system up to 12 months...

Synopsys, Inc. (Nasdaq: SNPS) today announced it will report results for the second quarter of fiscal year 2019 on Wednesday, May 22, 2019, after the market close. A conference call to review the...

Highlights: Fudan Microelectronics Group selects Synopsys' DesignWare Bluetooth Controller and PHY IP to deliver ultra-low-power MCUs for IoT applications The DesignWare Bluetooth IP operates...

Highlights: Collaboration benefits demonstrated with successful SoC tapeouts by early adopters of Arm's latest Cortex-A76 and Neoverse N1 processors using Synopsys' Fusion Design Platform...

Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of the industry's first verification IP (VIP) for Non-Volatile Dual In-line Memory Module (NVDIMM-P) for DDR5/4. NVDIMM-P is the...

Synopsys, Inc. (Nasdaq: SNPS) today announced that PLASMOfab, a research project funded by the EU innovation program Horizon 2020, has been successfully completed to enable mass manufacturing of...

Highlights: DesignWare VESA DSC IP is compliant with the VESA DSC 1.1 and 1.2a standards, delivering the required 120Hz refresh rate for up to 10K resolutions Configurable IP scales up to 16...

Synopsys, Inc. (Nasdaq: SNPS) today released the 2019 Open Source Security and Risk Analysis (OSSRA) report. The report, produced by the Synopsys Cybersecurity Research Center (CyRC), examines the...

Highlights: Efficient support for the new chip stacking technology ensures realization of highest-performing 3D-IC solutions Solution includes multi-die layout implementation, as well as parasitic...

Synopsys, Inc. (Nasdaq: SNPS), today announced it has been named by Gartner, Inc. as a Leader in the "Magic Quadrant for Application Security Testing" for the third consecutive year.1 In the...

Highlights: Silicon-proven DesignWare PHY IP on TSMC's 7nm FinFET process includes USB, DDR, LPDDR, HBM, PCI Express, MIPI, DisplayPort, and Ethernet Successful customer tapeouts of DesignWare...

Highlights: IC Compiler II and Design Compiler Graphical provide a complete digital implementation flow delivering optimized power, performance, area, and full via pillar support StarRC,...

Synopsys, Inc. (Nasdaq: SNPS) today announced that Desay SV has adopted its Virtualizer™ virtual prototyping solution to accelerate software development of next-generation automotive systems....