EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Jun 4, 2019AI-enhanced, Cloud-ready Platform with Fusion Technology Accelerates Next Wave of Industry Innovation
Highlights: Samsung certified Synopsys Fusion Design Platform for 5LPE process technology using 64-bit Arm Cortex-A53 and Cortex-A57 processors Fusion Design Platform redefines conventional design...
-
Jun 4, 2019High-quality DesignWare Interface and Analog IP Optimized for High Performance and Low Power in AI, Cloud Computing, and Mobile SoCs
Highlights: DesignWare IP portfolio for GLOBALFOUNDRIES 12LP FinFET process includes Multi-Protocol 25G, USB 3.0 and 2.0, PCI Express 2.0, DDR4, LPDDR4/4X, MIPI D-PHY, SD-eMMC, and Data Converters...
-
May 30, 2019New Native Tool Integrations Enable up to 5X Higher Verification Performance
Highlights: Smart Loading technology in Verdi, enabled by Unified Compile with VCS, delivers 5X faster design load and tracing Unified constraint solver technology in VC Verification IP enables 2X...
-
May 30, 2019Industry's First Full-chip Implementation and Verification Completed Entirely on Amazon Web Services Cloud
Synopsys, Inc. (Nasdaq: SNPS) today announced that Astera Labs successfully utilized Synopsys' Fusion Design Platform™, Verification Continuum™ Platform, and Design Services to develop its...
-
May 28, 2019
Synopsys, Inc. (Nasdaq: SNPS) today announced that Trac Pham, CFO, will speak at the Baird 2019 Global Consumer, Technology and Services Conference in New York, on June 4, 2019, at the...
-
May 28, 2019Juniper Networks Achieves 14% Lower Power and 6% Smaller Area on Next-generation Networking Design
Highlights: Exceptional QoR delivered by IC Compiler II with Advanced Fusion technologies enables Juniper to meet aggressive PPA goals for next-generation networking designs Advanced Fusion...
-
May 28, 2019Breakthrough Technology Redefines Design Signoff by Leveraging Industry's Golden Timing Signoff and Machine Learning Technology to Accelerate Statistical Yield Analysis
Highlights: Patented full-chip-scale parametric design yield analysis delivers accurate statistical yield with over 1000X faster performance than Monte Carlo static timing analysis Unique design...
-
May 27, 2019Synopsys Design and Verification Platforms and DesignWare Interface IP Enable Optimized PPA and Faster Time-to-Market for Smartphones, Laptops, and Other Mobile Devices
Highlights: Synopsys' Fusion Design Platform enables faster implementation with optimized PPA for Arm processors QuickStart Implementation Kit (QIK) using Arm Artisan Physical IP and POP IP,...
-
May 23, 2019Expanded Cloud-based Services Give SoC Designers More Scalability and Flexibility
Highlights: Synopsys Cloud Solution now supports Google Cloud Platform for TSMC OIP VDE TSMC has certified that GCP meets both its stringent security and performance requirements Synopsys and...
-
May 23, 2019VC Formal Datapath Validation Application Enables Broad Market Adoption of HECTOR Technology
Highlights: VC Formal Datapath Validation application delivers over 100X speed-up in formal verification between a reference C/C++ algorithm and RTL design implementation over conventional techniques
-
May 23, 2019New ZeBu Power Analyzer Enables Emulation-based Power Analysis for Billion-cycle Software Workloads Not Feasible with Traditional Methods
Highlights: ZeBu Power Analyzer extends the ZeBu Server 4 emulation system with novel, multi-threaded power analysis engines supporting RTL and gate-level flows Executes billion-cycle activity...
-
May 22, 2019Q2 2019 Financial Highlights
Synopsys, Inc. (Nasdaq: SNPS) today reported results for its second quarter of fiscal year 2019. Revenue for the second quarter of fiscal 2019 was $836.2 million, compared to $776.8 million for...
-
May 21, 2019ASIL D Ready Vision Processor with Safety Enhancement Delivers Highest Level of Functional Safety for Automotive SoCs
Synopsys, Inc. (Nasdaq: SNPS) today announced that its DesignWare® ARC® EV6x Vision Processor IP with Safety Enhancement Package (SEP) was named "Best Processor" by the Embedded Vision Alliance...
-
May 20, 2019Combination of Synopsys' ARC EV6x Vision Processor IP and KudanSLAM Software Delivers Efficient and Accurate Machine Vision to AI, Automotive, and IoT Applications
Highlights: KudanSLAM software algorithms optimized for Synopsys DesignWare ARC EV6x Embedded Vision Processor IP deliver efficient and accurate computer vision to AI, automotive, and IoT applications
-
May 13, 2019Companies Shortening Automotive Development Cycle by Enabling Transition from Physical to Virtual System Testing
Highlights: Collaboration enables faster deployment of virtual environments at tier 1 and OEM companies Using Synopsys VDKs enabled Elektrobit to port its AUTOSAR operating system up to 12 months...
-
May 8, 2019
Synopsys, Inc. (Nasdaq: SNPS) today announced it will report results for the second quarter of fiscal year 2019 on Wednesday, May 22, 2019, after the market close. A conference call to review the...
-
May 7, 2019Fudan Microelectronics Group Selects Synopsys' DesignWare Bluetooth IP for Smart IoT System-on-ChipsSilicon-Proven, Compliant Bluetooth 5.0 IP Delivers Low Power and Small Area in Popular 40-nm IoT Process
Highlights: Fudan Microelectronics Group selects Synopsys' DesignWare Bluetooth Controller and PHY IP to deliver ultra-low-power MCUs for IoT applications The DesignWare Bluetooth IP operates...
-
May 1, 2019QuickStart Implementation Kits Enhanced to Enable Fusion Compiler to Speed Implementation and Improve PPA for Arm-based SoCs
Highlights: Collaboration benefits demonstrated with successful SoC tapeouts by early adopters of Arm's latest Cortex-A76 and Neoverse N1 processors using Synopsys' Fusion Design Platform...
-
May 1, 2019Native SystemVerilog VIP Features Built-in Coverage, Verification Planning, Memory-aware Debug, and Performance Analysis
Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of the industry's first verification IP (VIP) for Non-Volatile Dual In-line Memory Module (NVDIMM-P) for DDR5/4. NVDIMM-P is the...
-
May 1, 2019EU Project PLASMOfab Successfully Completed
Synopsys, Inc. (Nasdaq: SNPS) today announced that PLASMOfab, a research project funded by the EU innovation program Horizon 2020, has been successfully completed to enable mass manufacturing of...