All News Releases

Highlights: Synopsys' successful tape-outs of DesignWare Interface PHY IP for TSMC's 7-nm process include USB 3.1/2.0, DisplayPort 1.4, PCI Express 4.0/3.1, DDR4, MIPI D-PHY, Ethernet and SATA 6G,...

Highlights: Design Compiler Graphical and IC Compiler II place-and-route validated on multiple 7-nm FinFET Plus high-performance production designs PrimeTime and StarRC advanced variation modeling...

Highlights: Synopsys Design Platform is certified for TSMC's innovative 12-nm process technology with customer validation on multiple production tape-outs PDK availability for the Custom Compiler...

Synopsys, Inc. (Nasdaq: SNPS) today announced that its board of directors has approved a plan to repatriate approximately $775 to $850 million of cash currently held offshore during the fourth...

WHEN: Tuesday, September 26 from 8:30 a.m. to 7:00 p.m. WHERE: Santa Clara Marriott, 2700 Mission College Boulevard, Santa Clara, CA REGISTER: www.synopsys.com/ARCsummit Synopsys, Inc. (Nasdaq:...

Synopsys, Inc. (Nasdaq: SNPS) today announced version 11.1 of its CODE V® optical design software, which includes enhancements to the software's industry-leading capabilities for the design,...

Synopsys, Inc. (NASDAQ: SNPS) today announced that Samsung SARC has selected the Synopsys Verification Continuum™ platform as its primary verification solution for their high-performance,...

Synopsys, Inc. (Nasdaq: SNPS) today announced that Dave DeMaria, vice president of Corporate Marketing, will speak at the 2017 Citi Global Technology Conference in New York, on September 7, 2017,...

Highlights: Synopsys' silicon-proven DesignWare Bluetooth Low Energy Link Layer and PHY IP solution is Bluetooth 5 qualified to ensure compliance and interoperability PHY IP in 40-nm process...

Synopsys, Inc. (Nasdaq: SNPS) today announced the results of a survey of 270 IT security professionals, which found that almost half (48 percent) viewed customer-facing web applications as the...