Cloud native EDA tools & pre-optimized hardware platforms
All News Releases
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Highlights: Synopsys TestMAX XLBIST solution delivers higher fault coverage and shorter test time by overcoming silicon issues that impede traditional self-test solutions Synopsys TestMAX XLBIST...
Highlights Acquisition of eSilicon IP will expand Synopsys' existing DesignWare Embedded Memory and Interface IP portfolio Acquisition will enable Synopsys to further scale its IP offering to...
Synopsys, Inc. (Nasdaq: SNPS) today announced that Samsung, a global leader in enterprise mobility and information technology, has adopted the Synopsys VC LP™ solution, part of the Verification...
Highlights: AMD standardizes on ZeBu Server 4, expanding emulation capacity to accelerate time-to-market for processor, graphics, and gaming chips ZeBu supports the AMD development strategy to...
Highlights: Ultra-low power DesignWare Die-to-Die PHY IP delivers less than 1pJ/bit for optimal energy efficiency in hyperscale data centers Compact analog front-end enables reliable links up to...
Synopsys, Inc. (Nasdaq: SNPS) today announced that it has shipped more than 3,000 HAPS®-80 prototyping systems since its introduction. HAPS-80 is deployed at more than 100 companies worldwide,...
Highlights: DesignWare Controller and PHY IP for PCI Express and LPDDR accelerates development of the advanced data flow processor-based SoC Embedded Memories and Logic Libraries offer options for...
MOUNTAIN VIEW, Calif., Oct 23, 2019 Highlights: Astera Labs' Aries Smart Retimer is the industry's first 32GT/s retimer SoC designed to the PCIe 5.0 specification. It doubles the signal reach and...
Highlights: Synopsys ARC VPX5 and VPX5FS DSP Processors are based on an extended instruction set and VLIW/SIMD architecture optimized for highly parallel processing Multiple vector floating-point...
Highlights: TSMC selects Synopsys as its "Partner of the Year" for interface IP and tool enablement for 9th consecutive year Synopsys recognized for collaboration on Interface IP, joint...
Highlights: Synopsys Fusion Design Platform and Custom Design Platform support 7LPP SoCs and SUB20LPIN silicon interposer Immediate foundry customer deployment through Samsung customized design...
Highlights: Samsung Foundry and Synopsys enable Samsung's automotive reference flow to meet target ASILs for safety-critical designs Synopsys' differentiated solutions give designers the ability...
Highlights: Synopsys' native automotive solutions enable designers to efficiently implement and verify functional safety mechanisms to achieve target ASIL for safety-critical SoCs Synopsys'...
Highlights: Qualification includes leading products Design Compiler NXT, IC Compiler II, StarRC, PrimeTime, and IC Validator Collaboration delivers a combination of accuracy and highest...
Highlights: Samsung Foundry certifies Synopsys' Fusion Design Platform for its 5LPE process with EUV technology Solutions provide PPA gains and enable faster time-to-market QuickStart...
Highlights: Automation is required to address the challenging certification requirements and increased efforts associated with new automotive IPs and SoCs Industry's first and most comprehensive...
Synopsys, Inc. (Nasdaq: SNPS) will showcase its industry-leading Fusion Design Platform™, Verification Continuum™ Platform, DesignWare® IP, and software integrity solutions at Arm® TechCon...
Synopsys, Inc. (NASDAQ: SNPS) today announced it has completed its acquisition of QTronic GmbH, a leader in simulation, test tools, and services for automotive software and systems development...
Highlights: Single-machine signoff closure scalable to unlimited scenarios through new machine-learning-driven Hybrid Timing View with compute resource prediction and management Common data model...
Highlights: Tools certified for the latest version of TSMC's N5/N5P DRM and SPICE model Synopsys power optimization enabled to support ultra-low power requirement of mobile devices Implementation...
Highlights: DesignWare PHY IP in development on TSMC's N5P process includes USB, DisplayPort, DDR, LPDDR, HBM, PCI Express, Ethernet, MIPI, and HDMI DesignWare Foundation IP on TSMC's N5P process...
Highlights: 112G Ethernet PHY IP, based on Synopsys' silicon-proven 56G Ethernet IP, offers more than 35dB channel loss for optical, copper cables, and backplane interconnects Optimized IP layout...
Synopsys, Inc. (Nasdaq: SNPS) today released BSIMM10, the latest version of the Building Security In Maturity Model (BSIMM), designed to help organizations plan, execute, mature, and measure their...
Synopsys, Inc. (Nasdaq: SNPS) today announced the latest release of its LucidShape® software for the design, simulation, and analysis of automotive exterior lighting products. LucidShape version...
Artificial intelligence (AI) and neural networks are becoming a key factor in developing safer, smart, and eco-friendly cars. In order to support AI-driven solutions with its future automotive...