Press Releases

Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.

Get News Alerts by Email

Year All Years 2021 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 Category All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized Keywords Go

Advanced Search

Search

  Search Headlines Only

Category

All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized

From

To

Asset Types

 Video  Audio  Photos  Documents  Events  Standard

 Basic Search

• Jul 20, 2006

  Synopsys DFT MAX Cuts Test Costs on Nanometer Designs

  More Than 50 Tapeouts Prove DFT MAX Reduces Test Time and Cost
• Jul 19, 2006

  Synopsys Galaxy Platform Reduces Power Consumption of Industry-Leading Multi- Voltage Designs

  Multiple Multi-Voltage Tapeouts Completed With Galaxy Advanced Low-Power Solution
• Jul 19, 2006

  Synopsys Delivers First 65-nm Reference Flow for IBM, Samsung and Chartered

  Common Platform Technology Reference Flow Adds Critical Area Design-for-Manufacturing Capability in IC Compiler
• Jul 18, 2006

  TSMC Reference Flow 7.0 Incorporates Synopsys' IC Compiler

  Reference Flow 7.0 Incorporates Latest Technologies for Low Power and Yield Optimization to Address 65-nanometer Design Challenges
• Jul 18, 2006

  Industry Momentum Builds for the ARM-Synopsys VMM for SystemVerilog

  Users Embrace the VMM Methodology for SystemVerilog and Synopsys' VCS® Native Testbench
• Jul 13, 2006

  Semiconductor and IP Industry Leaders Join Synopsys and Si2 to Advance Liberty Modeling Standard

  Founding Technical Advisory Board Members to Hold Inaugural Meeting at Design Automation Conference in San Francisco
• Jul 12, 2006

  Synopsys 2006.06 Release of DesignWare Library Reduces Area and Delay in IC Designs

  Synopsys Expands DesignWare Library With More Than 20 New IP Components
• Jul 11, 2006

  IBM and Chartered Team With Synopsys for Mixed-Signal Connectivity IP at 65 nm

  Synopsys USB, PCIe, SATA and XAUI PHYs for High-Volume, Low-Power Applications Available for Foundries' Leading-edge Processes
• Jul 5, 2006

  Ross Video Selects Synopsys' VCS SystemVerilog Native Testbench to Increase Verification Productivity and Predictability

  VCS Native Testbench (NTB) and the Verification Methodology Manual (VMM) for SystemVerilog Help Accelerate Aggressive Verification Schedule
• Jun 29, 2006

  Synopsys' IC Compiler Completes Tapeout of High-Density Sunplus Consumer Design

  Sunplus Selects Synopsys Professional Services to Achieve Aggressive Schedule and Cost Goals
• Jun 28, 2006

  Synopsys Introduces Validated USB 2.0 nanoPHY IP for TSMC's Nexsys(SM) 90-LP Process

  Silicon-Proven DesignWare PHY Cuts Power and Size in Half for Portable, High-Volume Consumer SoCs
• Jun 28, 2006

  Synopsys Unveils NanoTime Next-Generation Transistor-Level Static Timing Analysis Solution

  NanoTime Extends Synopsys' Leadership in Transistor-Level Simulation and Analysis
• Jun 27, 2006

  Micronas Tapes out HDTV Chip With Synopsys' IC Compiler

  IC Compiler Reduces Chip Cost by Achieving Over 90% Area Utilization
• Jun 26, 2006

  Synopsys Continues IC Compiler Momentum With 2006.06 Release

  Release Brings New Advances in Yield, Low Power, and Testability
• Jun 14, 2006

  Synopsys Chief Financial Officer Brian Beattie to Speak at the NASDAQ 17th Investor Program
• Jun 13, 2006

  Advisory/ Synopsys to Demonstrate First Controller IP Based on Certified Wireless USB Specification at 2006 Certified Wireless USB Developers Conference
• Jun 13, 2006

  Synopsys Delivers New Release of Sentaurus TCAD Tool Suite on Dual-Core Intel® Xeon® Processors

  Sentaurus TCAD Accelerates Advanced Technology Development With New Process and Device Modeling Capabilities
• Jun 13, 2006

  Renesas Design Vietnam Selects Synopsys as Its EDA Provider for SoC Design

  Synopsys' Galaxy™ Design and Discovery™ Verification Platforms and DesignWare® IP to Accelerate SoC Development
• Jun 8, 2006

  Synopsys Appoints Brian Cabrera Vice President, General Counsel and Secretary
• Jun 7, 2006

  Synopsys' New DesignWare Bridge IP for PCI Express to AMBA 3 AXI Connects Two High-Performance Domains

  Bridge Delivers High-Throughput Connection to Multiple PCI Express Technology-Based Systems and Peripherals
• Jun 1, 2006

  EDA Consortium Elects Officers and Board Members
• May 25, 2006

  Synopsys' JupiterXT Tool Cuts Prototyping and Implementation Time on Cavium Networks' Octeon MIPS64 Processors

  Automated Prototyping Flow Delivers Predictable Time-to-Tapeout
• May 24, 2006

  Synopsys Chief Financial Officer Brian Beattie to Speak at the Cowen & Co. 34th Annual Technology Conference
• May 18, 2006

  Synopsys Chief Financial Officer to Speak at the 34th Annual JPMorgan Technology Conference on May 23, 2006
• May 17, 2006

  Synopsys Posts Financial Results for Second Quarter of Fiscal 2006

Show 5102550100 per page