Cloud native EDA tools & pre-optimized hardware platforms
All News Releases
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Highlights: DesignWare Bluetooth Link Layer integrates data encryption and random number generation for authenticated secure wireless connections PHY IP on TSMC 40ULP process supports Bluetooth 5...
Highlights: Galaxy Design Platform tools, including IC Compiler II place and route, Design Compiler Graphical synthesis, and ISO 26262-certified TetraMAX II ATPG enable optimal power, performance...
Highlights: Successful customer tapeouts of Synopsys DesignWare Logic Libraries and Embedded Memories on 7-nm demonstrates high quality and reduces integration risk Integrated Synopsys STAR Memory...
Highlights: IC Compiler II certification delivers correlated result to signoff with the integration of PrimeTime's delay calculation kernel Ultra-low voltage design is enabled by advanced waveform...
Highlights: New ultra-low power ARC SEM processors incorporate advanced security features to protect systems from evolving threats Timing and power randomization features protect against...