| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
Highlights: DesignWare Interface IP portfolio for Samsung 14LPP and 10LPP processes includes USB 3.1/3.0/2.0, PCI Express 4.0, HDMI 2.1/2.0, LPDDR4 and DDR4 IP development builds on long history...
Highlights: Certified 10LPP physical signoff runsets are available for DRC, LVS and metal fill Faster design closure achieved with timing-aware In-Design physical signoff within Synopsys' IC...
Highlights: Samsung's certification of Synopsys Custom Platform for 28FDS includes HSPICE circuit simulation, Custom Compiler layout implementation, StarRC parasitic extraction and IC Validator...
Highlights: New ARC HS4x and HS4xD processors with dual-issue architecture increase RISC performance by 25 percent compared to the popular ARC HS3x family while adding 2x higher DSP performance...
Highlights: DesignWare Multi-Protocol 25G PHY supports protocols including PCI Express, Ethernet, SATA and new Cache Coherent Interconnect for Accelerators (CCIX) Compact PHY IP with advanced...
