EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
Nov 29, 2021Key Milestone Solidifies New Era of Autonomous Chip Design by Realizing Exceptional Results on Samsung's Most Advanced Process TechnologyHighlights of this announcement: Synopsys' groundbreaking AI-based system (DSO.ai) autonomously achieved highest frequency and lowest power consumption for Samsung's advanced mobile designs DSO.ai...
-
Oct 12, 2021Synopsys Optical Design Solutions Integrated with Dassault Systèmes' 3DEXPERIENCE Platform Facilitates Creation of Smarter, Safer and Distinctive Optical Systems
Synopsys, Inc. (Nasdaq: SNPS) and Dassault Systèmes (Euronext Paris: FR0014003TT8, DSY.PA) today announced their partnership to integrate Synopsys optical design solutions into the Dassault Systèmes
-
Oct 7, 2021HBM3 IP Solution Delivers Maximum Memory Bandwidth of 921 GB/s for High-Performance Computing, AI, and Graphics SoCs
Highlights of this Announcement: The DesignWare HBM3 Controller, PHY, and Verification IP reduces integration risk and maximizes memory performance in 2.5D multi-die systems Low-latency HBM3...
-
Sep 22, 2021Mutual Customers Gain Up to 5x Reduced Turnaround Time and Golden Signoff-Quality Libraries for Automotive, AI Chipset, Aerospace and Defense, HPC and 5G Markets
Synopsys, Inc. (Nasdaq: SNPS) today announced that Samsung Foundry certified the Synopsys PrimeLib™ unified library characterization and validation solution at 5-nanometer (nm), 4nm and 3nm...
-
Sep 20, 2021New ARC VPX DSPs Reduce Power and Area Up to Two-Thirds for IoT, AI, Automotive and Voice/Language Processing Designs
Highlights of this Announcement: Synopsys ARC 128-bit VPX2 and 256-bit VPX3 DSP IP are based on same advanced VLIW/SIMD architecture as higher performance 512-bit VPX5, providing greater...
-
Aug 24, 2021Synopsys Design, Verification and Silicon IP Solutions Reduce Design Risk and Accelerate Time-to-Market
Synopsys, Inc. (Nasdaq: SNPS) today announced that Achronix Semiconductor Corporation achieved first-pass silicon success for its new Speedster7t FPGA using comprehensive design, verification and...
-
Jun 28, 2021Fusion Design Platform Advancements Provide New Levels of Power-Optimized Performance for High-Growth AI, HPC and 5G Markets
Highlights for this Announcement: Gate-all-around (GAA) transistor architecture offers new opportunities and degrees of freedom to meet the exacting demands of power- and performance-sensitive designs
-
May 27, 2021Real-Time Chip Insights Provide Optimized Device Utilization Throughout the Silicon Lifecycle for Leading Market Applications
Highlights for this Announcement: DesignWare PVT monitoring and sensing subsystem IP supports cutting-edge technologies targeting AI, data center, HPC, consumer and 5G markets Innovative, modular...
-
May 25, 2021Design, Verification, and IP Solutions Combine to Deliver a Total-Compute-centric Solution That Enables Maximum Performance-Per-Watt for High-End Consumer Devices
Highlights of this Announcement: Arm's deployment of Synopsys' Fusion Design Platform, including RTL Architect and Fusion Compiler enables early adopters to achieve optimum PPA targets and...
-
May 13, 2021Delivers Next-Generation Solution Enabling 10 MHz Performance, Power-Aware Emulation, and System-Level Debug
Highlights of this Announcement: The industry's first 10 MHz emulation solution – ZeBu EP1 The industry's first SoC power-aware emulation system – ZeBu Empower Debug optimized for...
-
May 10, 2021ZeBu's 7 Billion Gate Cloud Capacity Enabled Full Chip Debug for Complex Networking SoC Validation
Synopsys, Inc. (Nasdaq: SNPS) today announced that Xsight Labs has adopted Synopsys ZeBu® Server 4 emulation solution for validation of its X1 intelligent networking switch processor. ZeBu Server...
-
May 4, 2021Innovative Intelligent Orchestration delivers automated security testing workflows optimized for speed and efficiency in DevOps pipelines
Synopsys, Inc. (Nasdaq: SNPS) today announced it will showcase the Software Integrity Group's new Intelligent Orchestration solution at RSA Conference on May 17th - 20th. Intelligent Orchestration...
-
Apr 27, 2021Arm Extends Strategic Agreement with Synopsys for EDA Platforms, IP and Reference Flows to Lower Risk and Optimize PPA for Arm's Next-Generation Neoverse V1 and N2 Platforms
Highlights of this Announcement: Strategic collaboration leverages all of Synopsys' platform solutions, silicon IP and reference flows to accelerate Arm's most advanced and high-performance...
-
Apr 15, 2021DSO.ai Autonomously Identifies Best PPA Solutions in Automotive Chip Designs
Highlights: Synopsys collaborates with Renesas to introduce DSO.ai design system to advanced automotive chip design Innovative reinforcement learning technology massively scales the exploration of...
-
Mar 9, 2021Integration of Synopsys DesignWare Processor IP Contributes to Kyocera Document Solution's First-Pass Silicon Success for On-Demand Super Resolution Image Processing SoC
Highlights Kyocera Document Solutions differentiated its intelligent multifunction product SoC using high-performance DesignWare ARC EV6x Processor IP and MetaWare EV Development Toolkit...
-
Dec 15, 2020LightTools Version 9.1 Brings Enhanced LiDAR Design Features, Increased Ray Tracing Speed, and Faster Optomechanical Modeling with SOLIDWORKS
Synopsys, Inc. (Nasdaq: SNPS) today announced the release of version 9.1 of its LightTools® illumination design software, which expands LightTools' comprehensive features and workflows for...
-
Nov 10, 2020Native System Verilog VIP Features Built-in Coverage, Verification Planning, and Memory-Aware Debug and Performance Analysis
Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of the industry's first Verification IP (VIP) for Compute Express Link™ (CXL™) 2.0 designed for breakthrough performance in...
-
Oct 27, 2020Virtualizer Development Kit Accelerates Infineon's Hardware and Software Development from Concept to Validation
Highlights Jointly developed VDK supports Infineon's next generation AURIX TC4xx 32-bit Microcontroller with Parallel Processing Unit for affordable and powerful implementation of Artificial...
-
Oct 21, 2020Collaboration with IBM Research's AI Hardware Center Addresses the Challenges of Developing New AI Chip Architectures with Innovative Design Methodologies
Highlights: Unique IBM collaboration leverages Synopsys as lead EDA and IP partner for IBM's AI Hardware Center; silicon verification and demonstrable performance improvements already achieved...
-
Aug 12, 2020Multi-Discipline Solution Enables Earlier, More Productive and Scalable Development Across Power Electronics to Software Development and Test
Highlights: Virtual prototyping enables development teams to start earlier, be more productive and rapidly scale verification and validation of electric vehicle electronic systems Integrated...
-
Jul 15, 2020High-Quality DesignWare Interface and Processor IP for Efficient Real-Time Connectivity and Machine Learning Processing Accelerate Design Schedule and Lower Risk
Highlights: Tenstorrent achieved first-pass silicon success for its Grayskull AI processor SoC using DesignWare PCI Express 4.0, ARC HS48 Processor, and LPDDR4 IP PCI Express 4.0 controller and PHY IP
-
Jun 3, 2020Successful Tapeout of the DesignWare USB4 PHY Test Chip on 5nm Process Reduces Risk and Accelerates Time-to-Market for SoCs Supporting the 40 Gbps USB Specification
Highlights DesignWare USB4 IP solution, including controllers, routers, PHYs, and verification IP, supports all features in the USB4 specification Support for USB4, DisplayPort with HDCP 2.3...
-
May 28, 2020DesignWare DDR IP Delivers High Performance Memory Interface for Compute-Intensive Artificial Intelligence Applications in Multiple Silicon Processes Including 7-nm
Highlights: Synopsys' high-quality DesignWare DDR PHY IP provides NVIDIA unmatched performance, latency, and power efficiency DDR PHY supporting multiple DIMMs per channel for DDR5/4 addresses...
-
Apr 28, 2020Unique platform delivers automation and visualization for 2.5D/3D package design and implementation, with power, thermal, and noise-aware optimization
Highlights: Built on Synopsys' Fusion Design Platform, world-class engines and data model, 3DIC Compiler offers a consolidated end-to-end solution with a full array of capabilities for advanced...
-
Apr 13, 2020ZeBu's Performance Enabled First Silicon Success of Tensor Streaming Processor Architecture
Highlights ZeBu provides scalable emulation capacity for full chip emulation of Groq's multi-billion gate Tensor Streaming Processor High-performance and reliability enable running many billions...