EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
- Mar 14, 2016DesignWare Logic Library, Embedded Memory, Interface, and Analog IP on TSMC 16FFC Cuts Power Consumption for Advanced SoCs
Highlights: DesignWare interface and analog IP portfolio for TSMC 16FFC process includes USB 3.1/3.0/2.0, USB Type C 3.1/DisplayPort 1.3, DDR4/3, LPDDR4, PCI Express 4.0/3.1/2.1, SATA 6G, HDMI...
-
Mar 9, 2016Latest Releases Deliver Human Vision Simulation Updates, User Interface Enhancements, and Expanded Libraries for Automotive Lighting Design and Analysis
Highlights: Upgraded LucidShape TreeView functionality enables faster performance for large models Enhanced LucidShape Visualize Module has a simplified user interface for fast fine-tuning of...
-
Feb 17, 2016Q1 2016 Financial Highlights
Synopsys, Inc. (Nasdaq: SNPS) today reported results for its first quarter of fiscal year 2016. For the first quarter of fiscal year 2016, Synopsys reported revenue of $568.6 million, compared to...
-
Feb 3, 2016
Synopsys, Inc. (Nasdaq: SNPS) today announced it will report results for the first quarter fiscal year 2016 on Wednesday, Feb. 17, 2016, after the market close. A conference call to review the...
-
Feb 3, 2016USB-IF Certified IP Ensures Interoperability and Lowers Integration Risk for High-Performance, Low-Power SoC Designs
Highlights: Synopsys' 10 Gbps DesignWare USB 3.1 controller and PHY passed all protocol, electrical and interoperability tests to become the first IP to achieve USB-IF certification DesignWare USB...
