EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Oct 3, 2018Successful Customer Tapeouts of DesignWare IP in N7+ Marks Significant Milestone of the Collaboration
Highlights: Tapeouts of DesignWare Logic Libraries, Embedded Memories, USB, DisplayPort, PCI Express, and MIPI M-PHY in N7+ demonstrate high quality and robustness of the IP DesignWare PHY IP in...
-
Oct 1, 2018Certification Delivers Proven Production-ready Flow for Advanced Customer Designs
Highlights: IC Compiler II and Design Compiler Graphical offer a unified flow to deliver optimized power, performance, and area StarRC, PrimeTime, and PrimeTime PX enable full-flow implementation...
-
Oct 1, 2018DesignWare IP in FinFET Processes Adopted by More Than a Dozen Companies Designing ADAS and Autonomous Driving SoCs
Highlights: Broad portfolio of controller and PHY IP in the 7-nm process includes LPDDR4X, MIPI CSI-2 and D-PHY, PCI Express 4.0, and security IP IP solutions implement advanced automotive-grade...
-
Sep 18, 2018Silicon-Proven DesignWare IP Enables Ultra-High-Definition 8K Video and High-Fidelity Audio in Multimedia SoCs
Highlights LG selects DesignWare HDMI 2.1 Controller IP with HDCP 2.3 content protection to implement secure, high-quality digital video and audio links in their new multimedia SoC Compliant HDMI...
-
Sep 12, 2018Enabling AI Chip Design from the Data Center to the Edge
Synopsys, Inc. (Nasdaq: SNPS) today announced that Yankin Tanurhan, vice president of engineering for Processors, Security, NVM, and SoC Design in Synopsys' Solutions Group, will chair the 2018 AI...