EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
May 2, 2017Combination of jNet ThingX JavaCard OS with Synopsys' Anti-Tamper ARC SEM Cores Eases Development of Common Criteria Certified SoCs
Highlights: JavaCard/GlobalPlatform OS optimized for Synopsys' ARC SEM processors enables deployment of highly secure SoCs capable of thwarting malicious hardware and software attacks ARC SEM...
-
Apr 25, 2017ASIL B and D Ready DesignWare IP Accelerates Functional Safety Assessments for Automotive SoCs
Highlights: New ASIL B Ready certified controllers and PHY IP includes PCI Express, USB, MIPI and LPDDR4 Industry's first ASIL D Ready ISO 26262 certified EEPROM and Trim NVM IP deliver...
-
Apr 12, 2017Native SystemVerilog VIP Includes Built-In Coverage, Verification Planning, and Protocol-Aware Debug
Synopsys, Inc. (Nasdaq:SNPS), today announced that Novatek has adopted Synopsys' industry first Verification IP (VIP) and source code Test Suite for HDMI 2.1 and HDCP 2.2. As the demand for higher...
-
Mar 21, 2017RSoft Photonic System Design Suite Version 2017.03 Now Available
Highlights: Adds discrete multi-tone modulation format for automotive and Ethernet data links Includes latest AIM Photonics Process Design Kit for photonic integrated circuit design Provides new...
-
Mar 15, 2017DesignWare IP Enables Lower Leakage, Smaller Area for High-Performance Mobile SoCs
Highlights: DesignWare Interface IP portfolio for TSMC 12FFC process includes USB, DisplayPort, PCI Express, DDR, LPDDR, SATA, MIPI, Ethernet and HDMI 12-bit data converters with high-performance...