Press Releases
Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
May 11, 2020High-Quality DesignWare Interface and Foundation IP Deliver Leading Power, Performance and Area
-
May 1, 2020Synopsys Placed in Highest and Furthest Overall Position for its Ability to Execute and Completeness of Vision Two Years in a Row
-
Apr 28, 2020Unique platform delivers automation and visualization for 2.5D/3D package design and implementation, with power, thermal, and noise-aware optimization
-
Apr 23, 2020Content, now available, includes video from Synopsys co-CEO Aart de Geus discussing SNUG and new product introductions
-
Apr 13, 2020ZeBu's Performance Enabled First Silicon Success of Tensor Streaming Processor Architecture
-
Apr 7, 2020DesignWare ARC HS6x Processors Based on New 32/64-bit ARCv3 Instruction Set Architecture Extend Addressable Memory, Scale Up To 12 Cores
-
Apr 6, 2020Synopsys' Prototyping Solutions Enable Faraday Customers to Accelerate Time-to-Market with Concurrent Hardware and Software Development
-
Apr 2, 2020Broad Deployment of Synopsys' Fusion Design Platform Accelerating Delivery of Market-shaping Solutions
Mar 31, 2020DesignWare PHY and Controllers Operate at Up to 24 Gb/s for High-Performance Imaging and Automotive SoCs-
Mar 30, 2020Latest Photonic Solutions Portfolio Accelerates Design of AR/VR Systems, Optical Communications, and PICs
-
Mar 27, 2020Co-CEO to Provide Brief Commentary on COVID-19 Situation
-
Mar 26, 2020Silicon-Proven DesignWare IP for PCI Express 5.0 and DDR4 Delivers Low Latency and High Bandwidth for Data-Intensive Workloads
-
Mar 25, 2020Latest Agreement Builds on SiFive's Successful Use of Synopsys Solutions
-
Mar 24, 2020Version 9.0, Now Available, Brings Improved Polarization Modeling, Expanded Stray Light Analysis, and Optimization of Curved Display Systems
-
Mar 23, 2020New Native System Verilog Ethernet VIP Complements Synopsys' 112G High-Speed SerDes PHY IP to Enable High-Performance Cloud Computing Solutions
-
Mar 19, 2020DesignWare 56G PHY Delivers Leading Power and Performance with High Reliability
-
Mar 16, 2020Unique RTL Tuning Environment Reduces Physical Design Iterations
-
Mar 11, 2020Introducing Synopsys DSO.ai™: The world's first autonomous AI application for chip design
-
Mar 11, 2020New Machine Learning-Based Simpleware ScanIP Option Provides 20-50 Times Speedup and Precisely Automates Previously Manual Segmentation for Medical Device Design and Pre-Surgical Planning
-
Mar 10, 2020Alphawave Adopts Synopsys Solution to Accelerate Design of High-speed Connectivity IP
-
Mar 4, 2020Recent Advances in Machine Learning (ML) Technologies Extend Synopsys' QoR Leadership
-
Feb 27, 2020Delivers 3X Higher Performance, Multi-Billion Gate Capacity, and 10X Lower Noise
-
Feb 25, 2020DesignWare HBM2E PHY IP in TSMC's N7 Process Delivers High Throughput for Advanced Graphics, High-Performance Computing and Networking SoCs
-
Feb 19, 2020Q1 2020 Financial Highlights
-
Feb 19, 2020Synopsys and AMD Collaborate to Optimize Synopsys' Fusion Compiler for Servers Powered by AMD EPYC Processors
-
Feb 13, 2020Integrated Hardware and Software IP Subsystem Delivers Efficient 3GPP Release 14-Compliant Communications for Machine to Machine, Smart Cities, and Industrial Automation Applications
-
Feb 12, 2020New Polaris capabilities combine SCA and SAST in the IDE, enabling developers to proactively find and fix security risks across third-party and custom components
-
Jan 23, 2020Silicon-based Hardware Platform with DSP Functionality Accelerates Software Development for Mobile Baseband, Voice/Speech, Home Audio, and Artificial Intelligence Applications
-
Jan 22, 2020Synopsys Provides Validation Services for Applications Deployed on Finastra's FusionFabric.cloud Open Innovation Platform
-
Jan 16, 2020Consortium Brings Together Leading Automotive and Technology Industry Companies to Accelerate Deployment of Self-Driving Vehicles
-
Jan 9, 2020Virtualizer Development Kit Deployed at NXP, Tier 1, OEMs, and Software Ecosystem Vendors 18 Months Before Silicon Availability
-
Jan 7, 2020Acquisition Broadens DesignWare IP Portfolio and Adds a Team of Experienced R&D Engineers to Accelerate Physical IP Development
-
Jan 7, 2020New Low-Power Codec Optimized for Synopsys' ARC Processor IP Enables High-Quality Audio and Voice Streaming from Smart Home, Mobile, and Wearable Devices
-
Dec 20, 2019Enables Hardware and Software Teams to Optimize Software Performance Within Four Weeks
-
Dec 19, 2019A Holistic Solution Catalyzing Sustainable Gains in Engineering Quality, Speed, and Efficiency for Integrated Automotive Systems
-
Dec 17, 2019Synopsys Introduces New CODE V Release with Enhanced Optomechanical Product Design and VisualizationCODE V Version 11.3 Extends Optical Engineering Leadership with New Features for CAD Modeling, Freeform Optics Design, and Project Management
-
Dec 12, 2019ISO 26262 ASIL Compliant ARC EM Processor IP Enables Calterah to Accelerate Safety Certification for Next-Generation Millimeter Wave Radar Chip
-
Dec 4, 2019Q4 2019 Financial Highlights
-
Nov 18, 2019Samsung Releases 5LPE AMS Reference Flow Based on Synopsys Custom Design Platform
-
Nov 15, 2019
-
Nov 12, 2019Always-On Sensing ASIC Enables Machine Learning for Ultra-Low Power Applications
-
Nov 11, 2019Part of a Broader Collaboration for Functional Safety and Manufacturing Test to Achieve ASIL-D Level Design Safety
-
Nov 11, 2019Acquisition Will Expand DesignWare IP Portfolio and Add a Team of Experienced R&D Engineers to Serve Growing AI and Cloud Markets
-
Nov 7, 2019Signoff Abstract Model Flow for Hierarchical Verification Delivers Higher Performance and Capacity with No Loss in Quality of Results or Debug Visibility
-
Oct 30, 2019New Agreement Includes Optimization of ZeBu and VCS Software for AMD EPYC Processor-based Servers
-
Oct 29, 2019DesignWare Die-to-Die PHY Enables Ultra- and Extra-Short Reach Connectivity in Large, Multi-Chip Module Designs
-
Oct 29, 2019HAPS-80's High Performance and Cost Effectiveness Has Driven Adoption by More Than 100 Companies
-
Oct 28, 2019Silicon-Proven DesignWare Interface and Foundation IP Portfolios Lower Integration Risk and Accelerate Time to Market for Automotive Application
-
Oct 23, 2019Astera Labs Delivers Industry's First Commercially Available PCIe 5.0 Retimer SoC
-
Oct 22, 2019DesignWare ARC VPX5 and VPX5FS DSP Processors Incorporate Ultra-wide Vector Architecture to Accelerate Highly Parallel Automotive, Sensor Fusion, and Communications Applications
-
Oct 17, 2019Synopsys and Samsung Foundry Collaboration Delivers Customized Solution to Support 5G, AI, and HPC Applications
-
Oct 7, 2019Certified Tools and Reference Flow Enable Early Adopters' Implementation of Advanced Arm Core
-
Oct 7, 2019VC Functional Safety Manager Reduces ISO 26262 FMEA/FMEDA and Fault Classification Effort by Up to 50 Percent
-
Oct 2, 2019
-
Sep 30, 2019Native Integration of Physical Implementation Technology into Signoff Enables 10X Faster Single-machine Design Closure
-
Sep 26, 2019Enhancements in Design and Verification Tools Target Gains in Performance and Ultra-low Power
-
Sep 26, 2019Interface and Foundation IP Enables Next Wave of Low-Power Mobile and High-Performance Cloud Computing SoCs on TSMC's N5P Process
Sep 25, 2019DesignWare 112G Ethernet PHY on TSMC's N7 Process Enables True Long Reach Channels for 800G Networking Applications-
Sep 18, 201910th Iteration of the Building Security In Maturity Model Reflects Software Security Initiatives of 122 Firms
-
Sep 17, 2019Version 2019.09, Now Available, Introduces Design Features for Freeform Optics and Pixel Light Technology
-
Sep 16, 2019DesignWare ARC EV7x Vision Processors with Deep Neural Network Accelerator Provide More Than 4X Performance Increase for AI-intensive Edge Applications
-
Sep 16, 2019Expanded Portfolio of ISO 26262 ASIL B and ASIL D Compliant DesignWare ARC Processors Accelerate Safety Certification of ADAS, Radar/LiDAR, and Automotive Sensor SoCs
-
Sep 16, 2019Latest Product Releases Support Faster Development of Photonic Devices, Systems, and PICs
-
Sep 12, 2019Opening Keynote on AI Acceleration On-Device, Industry Trends, and Dynamics
-
Sep 11, 2019DesignWare CXL IP Delivers Low Latency and High Bandwidth for Artificial Intelligence, Memory Expansion, and Cloud Computing Applications
-
Sep 9, 2019Availability of VCS Simulation Workloads on Google Cloud Enables Scaling of Verification Resources for Faster Time-to-Market
-
Sep 9, 2019Attendees Will Learn About Solutions to Address Design Challenges in Artificial Intelligence, Machine Learning, Embedded Vision, Automotive Safety, and IoT Applications
-
Sep 3, 2019NSITEXE Adopts Synopsys Design, Verification and IP Solutions to Accelerate the Development of New Processor Chip
-
Aug 21, 2019Q3 2019 Financial Highlights
-
Aug 12, 2019Annual Competition Recognizes Student Achievements in Optical Design
-
Aug 6, 2019Acquisition Expands Automotive Virtual Solutions to Accelerate Vehicle Systems and Software Development
-
Aug 1, 2019Survey Conducted by Ponemon Institute Reveals More Than Half of Financial Services Organizations Have Experienced Theft of Customer Data Due to Insecure Software
-
Aug 1, 2019Launches Campaign to Honor STEM Teachers in the San Francisco Bay Area
-
Jul 18, 2019Synopsys ZeBu Virtual Tester Solution with Ixia IxVerify Enables Scalable, Flexible, and Accurate Validation of Complex Networking SoCs
-
Jul 15, 2019Synopsys to Present Industry's First Fully Automated Technology for AMS Emulation at DARPA ERI Summit 2019
-
Jul 11, 2019Realtek Deploys IC Compiler II for Its Next-generation Communications Network Design
-
Jul 11, 2019IC Validator Delivers Superior Performance for DRC and LVS Signoff
Press Kit
About Us
Publications