News Releases
News Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for news releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
Month Year
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
Month Year
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Sep 1, 2020Elektrobit is the First Automotive Software Company to Collaborate with Synopsys on Providing Software for Synopsys ARC Functional Safety Processors Used in Automotive ECUs
-
Aug 27, 2020Silicon-Proven 56G Ethernet PHY Delivers True Long Reach Performance with Flexible Data Rates and Low Latency
-
Aug 25, 2020Attendees Can Explore Processor IP Solutions that Accelerate SoC Development for Automotive, Artificial Intelligence, IoT and High-Performance Embedded Applications
-
Aug 25, 2020Synopsys 3DIC Compiler platform reduces design turnaround time for chip-package co-design implementation
-
Aug 25, 2020Certified Synopsys design solutions enable HPC, mobile, 5G, and AI SoCs and offer cutting-edge power savings and performance
-
Aug 20, 2020IC Validator delivers 40 percent lower cost of ownership with optimal utilization of cloud
-
Aug 19, 2020NSITEXE Accelerates Customer Engagements Using High-Performance HAPS Solution
-
Aug 19, 2020Deep Technical and Business Expertise Ideal for Synopsys' Next Wave of Innovation, Growth and Profitability
-
Aug 19, 2020Q3 2020 Financial Highlights
-
Aug 12, 2020Multi-Discipline Solution Enables Earlier, More Productive and Scalable Development Across Power Electronics to Software Development and Test
-
Aug 6, 2020Study conducted by analyst firm ESG explores security trends and challenges emerging in modern application development
-
Aug 3, 2020Brings Valuable Combination of Technical, Product Development and Go-To-Market Expertise
-
Jul 20, 2020VCS Delivers Highest Verification Throughput for a 50 Billion+ Transistor Design
-
Jul 15, 2020High-Quality DesignWare Interface and Processor IP for Efficient Real-Time Connectivity and Machine Learning Processing Accelerate Design Schedule and Lower Risk
-
Jul 14, 2020Synopsys Announces Industry's First JEDEC DDR5 Verification IP for Next-Generation DRAM/DIMM DesignsNative SystemVerilog VIP Features Built-in Coverage, Verification Planning, and Memory-Aware Debug and Performance Analysis
-
Jul 7, 2020Silicon-Proven DesignWare IP Delivers Unmatched Performance, Power, and Area
-
Jun 29, 2020Multi-year Agreement Accelerates Design and Verification of Arm-based SoCs
-
Jun 26, 2020
-
Jun 25, 2020Advances SoC Design by Integrating Scalable Hardware Security Mechanisms Leveraging Academic and Commercial Partner Expertise, and Synopsys' Industry-Leading EDA Platforms and IP
-
Jun 23, 2020Company Achieves Carbon Neutrality Certification for the Second Consecutive Year
-
Jun 17, 2020Cloud-scalable Synopsys Fusion Design, Custom Design, and Verification Continuum products available through the platform
-
Jun 15, 2020Major reduction in turnaround time for next-generation chips achieved through collaboration
-
Jun 10, 2020Customers benefit from increased silicon data analysis to improve design implementation, product yield ramp and manufacturing test efficiency
-
Jun 10, 2020LucidShape CAA V5 Based v2020.06 offers powerful design features and stunning photorealistic rendering capabilities for headlight, tail light, and signal light innovations
-
Jun 4, 2020High-Quality DesignWare Security IP Protects Against Security Threats for Connected Devices
-
Jun 3, 2020Successful Tapeout of the DesignWare USB4 PHY Test Chip on 5nm Process Reduces Risk and Accelerates Time-to-Market for SoCs Supporting the 40 Gbps USB Specification
-
Jun 1, 2020More than 100 customers have adopted Design Compiler NXT since its introduction one year ago
-
Jun 1, 2020Synopsys Solutions Deliver Multi-gigahertz Performance with Lowest Power and Area for Baikal-M1000 Processor Designs
-
May 28, 2020DesignWare DDR IP Delivers High Performance Memory Interface for Compute-Intensive Artificial Intelligence Applications in Multiple Silicon Processes Including 7-nm
-
May 26, 2020Synopsys Design and Verification Platforms and DesignWare Interface IP Enable Optimized Power, Performance and Area and Faster Time to Market
-
May 22, 2020Synopsys solution deployed at Panasonic for all analog, mixed-signal & RF designs
-
May 21, 2020Accelerated Software Development by More Than Two Months
-
May 20, 2020Q2 2020 Financial Highlights
-
May 18, 2020Strategic collaboration with TSMC delivers additional gains in performance and ultra-low power, and accelerates the path to next-generation designs
-
May 12, 2020Analysis of more than 1,250 commercial codebases finds that open source security, license compliance, and operational risk remains widespread
-
May 11, 2020High-Quality DesignWare Interface and Foundation IP Deliver Leading Power, Performance and Area
-
May 1, 2020Synopsys Placed in Highest and Furthest Overall Position for its Ability to Execute and Completeness of Vision Two Years in a Row
-
Apr 28, 2020Unique platform delivers automation and visualization for 2.5D/3D package design and implementation, with power, thermal, and noise-aware optimization
-
Apr 23, 2020Content, now available, includes video from Synopsys co-CEO Aart de Geus discussing SNUG and new product introductions
-
Apr 13, 2020ZeBu's Performance Enabled First Silicon Success of Tensor Streaming Processor Architecture
-
Apr 7, 2020DesignWare ARC HS6x Processors Based on New 32/64-bit ARCv3 Instruction Set Architecture Extend Addressable Memory, Scale Up To 12 Cores
-
Apr 6, 2020Synopsys' Prototyping Solutions Enable Faraday Customers to Accelerate Time-to-Market with Concurrent Hardware and Software Development
-
Apr 2, 2020Broad Deployment of Synopsys' Fusion Design Platform Accelerating Delivery of Market-shaping Solutions
Mar 31, 2020DesignWare PHY and Controllers Operate at Up to 24 Gb/s for High-Performance Imaging and Automotive SoCs-
Mar 30, 2020Latest Photonic Solutions Portfolio Accelerates Design of AR/VR Systems, Optical Communications, and PICs
-
Mar 27, 2020Co-CEO to Provide Brief Commentary on COVID-19 Situation
-
Mar 26, 2020Silicon-Proven DesignWare IP for PCI Express 5.0 and DDR4 Delivers Low Latency and High Bandwidth for Data-Intensive Workloads
-
Mar 25, 2020Latest Agreement Builds on SiFive's Successful Use of Synopsys Solutions
-
Mar 24, 2020Version 9.0, Now Available, Brings Improved Polarization Modeling, Expanded Stray Light Analysis, and Optimization of Curved Display Systems
-
Mar 23, 2020New Native System Verilog Ethernet VIP Complements Synopsys' 112G High-Speed SerDes PHY IP to Enable High-Performance Cloud Computing Solutions
-
Mar 19, 2020DesignWare 56G PHY Delivers Leading Power and Performance with High Reliability
-
Mar 16, 2020Unique RTL Tuning Environment Reduces Physical Design Iterations
-
Mar 11, 2020Introducing Synopsys DSO.ai™: The world's first autonomous AI application for chip design
-
Mar 11, 2020New Machine Learning-Based Simpleware ScanIP Option Provides 20-50 Times Speedup and Precisely Automates Previously Manual Segmentation for Medical Device Design and Pre-Surgical Planning
-
Mar 10, 2020Alphawave Adopts Synopsys Solution to Accelerate Design of High-speed Connectivity IP
-
Mar 4, 2020Recent Advances in Machine Learning (ML) Technologies Extend Synopsys' QoR Leadership
-
Feb 27, 2020Delivers 3X Higher Performance, Multi-Billion Gate Capacity, and 10X Lower Noise
-
Feb 25, 2020DesignWare HBM2E PHY IP in TSMC's N7 Process Delivers High Throughput for Advanced Graphics, High-Performance Computing and Networking SoCs
-
Feb 19, 2020Q1 2020 Financial Highlights
-
Feb 19, 2020Synopsys and AMD Collaborate to Optimize Synopsys' Fusion Compiler for Servers Powered by AMD EPYC Processors
-
Feb 13, 2020Integrated Hardware and Software IP Subsystem Delivers Efficient 3GPP Release 14-Compliant Communications for Machine to Machine, Smart Cities, and Industrial Automation Applications
-
Feb 12, 2020New Polaris capabilities combine SCA and SAST in the IDE, enabling developers to proactively find and fix security risks across third-party and custom components
-
Jan 23, 2020Silicon-based Hardware Platform with DSP Functionality Accelerates Software Development for Mobile Baseband, Voice/Speech, Home Audio, and Artificial Intelligence Applications
-
Jan 22, 2020Synopsys Provides Validation Services for Applications Deployed on Finastra's FusionFabric.cloud Open Innovation Platform
-
Jan 16, 2020Consortium Brings Together Leading Automotive and Technology Industry Companies to Accelerate Deployment of Self-Driving Vehicles
-
Jan 9, 2020Virtualizer Development Kit Deployed at NXP, Tier 1, OEMs, and Software Ecosystem Vendors 18 Months Before Silicon Availability
-
Jan 7, 2020Acquisition Broadens DesignWare IP Portfolio and Adds a Team of Experienced R&D Engineers to Accelerate Physical IP Development
-
Jan 7, 2020New Low-Power Codec Optimized for Synopsys' ARC Processor IP Enables High-Quality Audio and Voice Streaming from Smart Home, Mobile, and Wearable Devices
-
Dec 20, 2019Enables Hardware and Software Teams to Optimize Software Performance Within Four Weeks
-
Dec 19, 2019A Holistic Solution Catalyzing Sustainable Gains in Engineering Quality, Speed, and Efficiency for Integrated Automotive Systems
-
Dec 17, 2019Synopsys Introduces New CODE V Release with Enhanced Optomechanical Product Design and VisualizationCODE V Version 11.3 Extends Optical Engineering Leadership with New Features for CAD Modeling, Freeform Optics Design, and Project Management
-
Dec 12, 2019ISO 26262 ASIL Compliant ARC EM Processor IP Enables Calterah to Accelerate Safety Certification for Next-Generation Millimeter Wave Radar Chip
-
Dec 4, 2019Q4 2019 Financial Highlights
-
Nov 18, 2019Samsung Releases 5LPE AMS Reference Flow Based on Synopsys Custom Design Platform
-
Nov 15, 2019
-
Nov 12, 2019Always-On Sensing ASIC Enables Machine Learning for Ultra-Low Power Applications
-
Nov 11, 2019Part of a Broader Collaboration for Functional Safety and Manufacturing Test to Achieve ASIL-D Level Design Safety
-
Nov 11, 2019Acquisition Will Expand DesignWare IP Portfolio and Add a Team of Experienced R&D Engineers to Serve Growing AI and Cloud Markets
-
Nov 7, 2019Signoff Abstract Model Flow for Hierarchical Verification Delivers Higher Performance and Capacity with No Loss in Quality of Results or Debug Visibility
-
Oct 30, 2019New Agreement Includes Optimization of ZeBu and VCS Software for AMD EPYC Processor-based Servers
-
Oct 29, 2019DesignWare Die-to-Die PHY Enables Ultra- and Extra-Short Reach Connectivity in Large, Multi-Chip Module Designs
-
Oct 29, 2019HAPS-80's High Performance and Cost Effectiveness Has Driven Adoption by More Than 100 Companies
Press Kit
About Us
Publications