Press Releases

Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.

Get News Alerts by Email

Year All Years 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 Category All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized Keywords Go

Advanced Search

Search

  Search Headlines Only

Category

All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized

From

To

Asset Types

 Video  Audio  Photos  Documents  Events  Standard

 Basic Search

• Feb 14, 2005

  Aarohi Deploys Synopsys' VCS Native Testbench to Verify Next-Generation Storage Chip

  Latest Release of VCS® Solution Extends Verification Performance and Effectiveness With New, Powerful Native Testbench Capabilities
• Feb 14, 2005

  Mentor Graphics and Synopsys Offer SystemVerilog Seminars for Users of the Verisity e Language

  Industry Leaders to Demonstrate Immediate Benefits of Using SystemVerilog for Advanced Verification
• Feb 9, 2005

  Synopsys' Magellan Tool Wins IEC DesignVision Award

  Advanced Hybrid Formal Verification Technology Awarded Top Honor in Design Verification Category
• Feb 7, 2005

  Synopsys Reduces Area and Power With Lowest Gate Count, Modular Hi-Speed USB On-The-Go Core

  Builds on Market Leading DesignWare Hi-Speed USB IP Solutions
• Feb 7, 2005

  Synopsys Announces Earnings Release Date and Conference Call Information for the First Quarter of Fiscal Year 2005
• Feb 2, 2005

  Synopsys Announces Support for SUSE LINUX With Galaxy Design and Discovery Verification Platforms

  Customers Gain Access to EDA Industry's Most Extensive Linux Support
• Feb 1, 2005

  Chipidea Licenses Synopsys' Galaxy Design and Discovery Verification Platforms
• Jan 31, 2005

  Synopsys and Altera Collaborate to Deliver ASIC-Strength Flow Supporting Altera's Stratix II FPGAs and HardCopy II Structured ASICs

  Synopsys' ASIC Compatible Design Flow Including DC FPGA and Formality Products and Professional Services Now Supports Altera's Stratix II and HardCopy II Families
• Jan 26, 2005

  New SystemVerilog Book Helps Engineers Master Assertion-Based Verification

  VhdlCohen Publishes SystemVerilog Assertions Handbook
• Jan 24, 2005

  Toshiba Achieves 40 Percent Power Reduction in Latest MeP SoC With Synopsys Galaxy Design Platform

  Galaxy Platform's Multi-Voltage Flow Enables Toshiba to Realize Power-Efficient Design

Show 5102550100 per page