Any Tool. Any Scale. Any Time.
Synopsys is a leading provider of electronic design automation solutions and services.
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.
Synopsys helps you protect your bottom line by building trust in your software—at the speed your business demands.
MOUNTAIN VIEW, Calif., Sept. 2, 2011 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, announced today that it has completed the acquisition of nSys Design Systems Private Limited (nSys), a leading independent provider of verification IP (VIP). With this acquisition, Synopsys is increasing its investment in VIP technology to address the growing verification challenges designers face as they create more and more complex systems on chips (SoCs) to serve the demand for 'smart' electronics. The terms of the deal, structured as an acquisition of substantially all the assets and employees of nSys, have not been disclosed.
"Addressing the growing SoC design and verification challenge is a key focus for Synopsys," said Manoj Gandhi, senior vice president and general manager of Synopsys' Verification Group. "With leading SoC designs deploying more complex protocols, VIP is becoming a critical component of the verification environment. Having the nSys team join our current VIP R&D team will help Synopsys accelerate and drive the next level of innovation in VIP technology."
VIP provides functional models of on- and off-chip protocols that verification engineers use to test all of the interfaces on an SoC before manufacturing. It enables the engineer to verify how an interface conforms to published standards and also allows the engineer to verify the interactions among various interfaces on an SoC.
The expanded portfolio of VIP from Synopsys will cover all of the widely used interface protocols and many emerging titles. It will also offer a new protocol compliance test-suite product line. Supported verification methodologies include VMM (verification methodology manual), OVM (open verification methodology) and UVM (universal verification methodology).
"Synopsys has led the industry in SystemVerilog, performance, capacity, methodology and bug-finding technology innovations for the past 15 years," said Atul Bhatia, CEO and founder of nSys Design Systems. "My team and I look forward to joining Synopsys so we can work together to deliver a VIP solution that can address customers' ever-growing SoC verification challenges."
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com.
Safe Harbor Statement
This press release contains forward-looking statements within the meaning of Section 27A of the Securities Act of 1933 and Section 21E of the Securities Exchange Act of 1934, including statements regarding the scope of the product line to be offered, the anticipated effect of the acquisition on Synopsys' VIP business and VIP expertise, and the future level of demand for VIP products generally. These statements are based on current expectations and beliefs. Actual results could differ materially from those described by these statements due to risks and uncertainties including, but not limited to, unforeseen production or delivery delays, failure to perform as expected, changes in demand, and other risks detailed in Synopsys' filings with the U.S. Securities and Exchange Commission, including those described in the "Risk Factors" section of the latest Quarterly Report on Form 10-Q for the fiscal quarter ended April 30, 2011.
Synopsys is a registered trademark of Synopsys, Inc. All other trademarks mentioned in this release are the intellectual property of their respective owners.
SOURCE Synopsys, Inc.