

NetLogic Microsystems Selects Synopsys as Its Primary EDA Partner

Ability of Synopsys' Technology Portfolio to Address Growing Design Complexity Cited as Key Decision Criteria

PRNewswire
MOUNTAIN VIEW, Calif.
(NASDAQ-NMS:SNPS)

MOUNTAIN VIEW, Calif., July 14 /[PRNewswire-FirstCall](#)/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that NetLogic Microsystems, a leader in the design and development of knowledge-based processors and high-speed integrated circuits, has signed an expanded business agreement to establish Synopsys as its primary EDA partner. NetLogic Microsystems chose Synopsys because of its technology leadership and its ability to help NetLogic Microsystems meet its aggressive product schedules.

"Our continued success is driven by our leadership in technology innovation, our successful delivery of highly complex silicon products in advanced process nodes and our track record of first-silicon successes," said Dr. Dimitrios Dimitrelis, vice president of engineering for NetLogic Microsystems. "The design tool efficiency, accuracy and robustness of Synopsys technology have helped us achieve this combination of product and technical excellence. We look forward to our continued collaboration with Synopsys as we develop next-generation knowledge-based processors and physical layer products for advanced telecommunications, enterprise, data center and storage networks."

With this latest agreement, NetLogic Microsystems is consolidating on Synopsys' Galaxy™ Implementation and Discovery™ Verification Platforms. The expanded set of selected products include Design Compiler® synthesis, PrimeTime® timing analysis and PrimeTime SI signal integrity analysis, Star-RCXT™ parasitic extraction, the VCS®, ESP-CV, HSPICE® and HSIM® simulators for analog and digital verification, NanoTime transistor-level static timing analysis, and DesignWare® Library's portfolio of synthesizable and verification IP.

"Today's economic realities require leading fabless companies to seek design partners who can help them reduce their total cost of design and accelerate the deployment of new designs implemented in the latest process technologies," said John Chilton, senior vice president of marketing and business development at Synopsys. "By extending our collaboration with NetLogic Microsystems, we can leverage our mutual strengths and the efficiencies of a fully integrated Synopsys flow to help them deliver products that significantly enhance the performance and functionality of next-generation networks."

About Synopsys

Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan,

Asia and India. Visit Synopsys online at <http://www.synopsys.com/>.

Synopsys, Design Compiler, DesignWare, Discovery, Galaxy, HSIM, HSPICE, PrimeTime, Star-RCXT and VCS are registered trademarks or trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

Editorial Contact:
Yvette Huygen
Synopsys, Inc.
650-584-4547
yvetteh@synopsys.com

Investor Contact:
Lisa Ewbank
Synopsys, Inc.
650-584-1901

SOURCE Synopsys, Inc.

SOURCE: Synopsys, Inc.

Web site: <http://www.synopsys.com/>
