Press Releases
Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
Oct 8, 2014Achieves Single-pass Timing and Power ECO Closure on Multiple Tapeouts Including FinFET
-
Oct 7, 2014Native SystemVerilog-based VIP for PCI Express architecture now supports M-PCIe technology, with built-in coverage, verification plan and protocol-aware debug
-
Oct 1, 2014Power Savings Enabled by Unique Techniques and Design Flow Supported by Design Compiler Graphical, IC Compiler and PrimeTime Tools
-
Sep 30, 2014Single, unified Liberty variation format standardized by the IEEE Industry Standards Board
-
Sep 30, 2014Collaboration Enables Best Practices for Custom Implementation Productivity with FinFET Devices
-
Sep 29, 2014Industry Leaders Sign Multi-year Subscription Agreement to Accelerate Design and Verification of ARM-based SoCs using Synopsys Tools
-
Sep 25, 2014Certification of Digital and Custom Tools Enables Early Adopters to Realize QoR Benefits of the New Processes
-
Sep 23, 2014Next-Generation Verification Platform to Accelerate Time-to-Market by Months
-
Sep 22, 2014New Innovations Also Reduce Leakage Power and Accelerate Design Schedules
-
Sep 18, 2014
-
Sep 18, 2014High-Quality, Silicon-Proven IP Accelerates Project Schedule by Four Months in Highly Competitive Mobile Market
-
Sep 17, 2014Native SystemVerilog-based MIPI C-PHY Verification IP Broadens Synopsys' VIP Portfolio Enabling Verification of Full Family of MIPI Alliance PHY Options
-
Sep 17, 2014Latest Release Delivers Higher Performance and Lower Power for Advanced Design
-
Sep 17, 2014Industry-First Support for MIPI D-PHY v1.2 Specification Increases Performance to 2.5 Gbps While Lowering Cost for Image Sensor and Display Applications
-
Sep 15, 2014Selection of Synopsys' Solutions Based on Superior Results for Analog Mixed-signal Designs
- Sep 10, 2014Native SystemVerilog-based VIP Used in Advanced Testbench Methodology Environment to Address SoC Verification Challenges
- Sep 10, 2014Expands Capabilities of RSoft OptSim to Accelerate Design of PIC-enabled, High-performance Optical Telecommunications Systems
-
Aug 25, 2014Annual Competition Recognizes Student Achievements in Optical Design
-
Aug 21, 2014Use of Silicon-Proven DesignWare USB IP by More than 60 Companies Demonstrates High Quality and Low Integration Risk
-
Aug 20, 2014Q3 2014 Financial Highlights
-
Jul 15, 2014Native SystemVerilog Ethernet 1G/10G/40G/100G VIP now includes UNH compliance source-code test suite
-
Jul 8, 2014New Trim NVM IP Leverages Faster Programming Times to Reduce NVM Test Time by 3X Without Compromising AEC-Q100 Quality
-
Jul 8, 2014Protocol test suites in SystemVerilog source code accelerate compliance testing of Ethernet, USB, PCI Express, ARM AMBA AXI and MIPI CSI-2 protocols
-
Jun 30, 2014Collaboration enables stochastic modeling of device degradation and reliability through industry leading Sentaurus Device TCAD simulator
-
Jun 24, 2014Production-Ready DesignWare IP for TSMC 28HPC Process Enables Designers to Reduce Power Consumption and Area for Mobile and Ultra Low-Power IoT Designs
-
Jun 23, 2014New Program Provides Prototypers with Daughter Boards and Services from Synopsys-Approved Third Party Providers
-
Jun 17, 2014Latest innovations drive tighter collaboration between Development and QA, enabling organizations to develop and deliver better software, faster.
-
Jun 4, 2014Synopsys Galaxy Design Platform Enables Designers to Take Full Advantage of High-Performance and Low Power of 28-nm FD-SOI
-
Jun 4, 2014Leading technology provider for the oil and gas industry to share software testing best practices on webcast
- Jun 3, 2014Extends Production-Proven 22-nm Design Enablement to 14-nm for Cloud Infrastructure and Mobile Market Segments
-
Jun 3, 2014DDR and LPDDR Verification IP Now Broadly Available
-
Jun 3, 2014New Formal Verification, Clock Domain Crossing and Low Power Static Checking Products Offer 3X to 5X Performance and Capacity, Ease-of-use and Advanced Debug Needed for Complex SoC Verification
-
Jun 2, 2014New DesignWare IP Development Kits and Customized Subsystems Accelerate Prototyping, Software Development and Integration of IP into SoCs
-
Jun 2, 2014FinFET-ready Silicon-proven Tools and IP Available for Immediate Design of SoCs
-
May 29, 2014New ARC EM5D and EM7D Cores Combine High-Efficiency Control and Signal Processing to Minimize Energy Use in Sensor, Voice and Audio Processing Applications
-
May 27, 2014Silicon Success of DesignWare USB 3.0 femtoPHY, Logic Libraries and Embedded Memories in TSMC 16-nm FinFET Process Verifies Robustness of Both IP and Process
-
May 22, 2014High-Quality DesignWare PHY, Controller and Verification IP for PCI Express Architecture Doubles Performance to 16 GT/s for Enterprise SoC Designs
-
May 21, 2014Q2 2014 Financial Highlights
-
May 15, 2014Combined Software Testing Solution is Expected to Improve Software Quality by Breaking Down Barriers between Development and Quality Assurance
-
May 8, 2014Certified Decoder Supports Multiple DTS Audio Formats with High-Quality Audio Streaming for Internet-Connected Products
-
May 7, 2014Synopsys Virtualizer Development Kits Accelerate Software Development, Integration and Test for Freescale Automotive Microcontrollers and Processor-based Designs
-
May 1, 2014Achieves Higher Operating Frequencies and Smaller Area
-
Apr 30, 2014Delivers 3X Higher Test Compression and Ease-of-Deployment
-
Apr 29, 2014Small Footprint PHYs on 14/16-nm FinFET and 28-nm Processes Reduce Silicon Cost for Consumer, Mobile, Storage and Networking Applications
-
Apr 28, 2014Enables 2X Faster Implementation and Verification of Functional ECOs
-
Apr 25, 2014Coverity to host webcast to help developers find and fix 'Heartbleed'
-
Apr 23, 2014PHY, Controller and Verification IP Deliver up to 3200 Mbps Speeds for High-End Smartphones and Tablets
-
Apr 23, 2014Prototyping Automation and Debug Software for HAPS FPGA-based Prototyping Systems Improves Prototyping Performance
-
Apr 23, 2014Collaboration Also Enables In-Design Physical Verification with IC Compiler
-
Apr 15, 2014Coverity Scan Report Finds Open Source Software Quality Outpaces Proprietary Code for the First TimeCoverity Opens Up Access to Free Development Testing Service, Allows Anyone Interested in Open Source Software Quality to View Projects
-
Apr 14, 2014Certification Enables Designers to Realize the Power, Performance and Area Benefits of FinFET Technology
-
Apr 9, 2014Coverity Scan Earns Prestigious Software Industry Recognition
-
Mar 27, 2014Virtualizer Development Kit Speeds Software Development, Integration and Test of Powertrain Electronic Control Units Using RH850/E1x Series of MCUs
-
Mar 26, 2014Better Software. Faster! Book Shares Best Practices from More Than 10 Contributing Companies across Key Market Segments
-
Mar 25, 2014Synopsys Enters Software Quality and Security Market as Market Leader
-
Mar 25, 2014Initial Components of Initiative Extend Proven Verification Methodology and Technologies for Mixed-Signal Applications
-
Mar 24, 2014Industry Leaders Collaborate with Synopsys to Bring New Technology into Production Use
-
Mar 18, 2014Successful Collaboration on Design Planning Automation is a Pivotal Contributor
-
Mar 11, 2014Gigahertz Performance, Coupled With Energy-Efficiency Requirements, Drive the Switch to IC Compiler
-
Mar 4, 2014Delivers next-generation software technologies for complete verification flow
-
Feb 25, 2014ZeBu Server-3 emulator achieves 3.5 MHz performance on PowerVR Series 6 GPU to speed driver development and SoC verification
-
Feb 25, 2014ZeBu Server-3 speeds hardware-software bring-up, OS boot and SoC verification by up to 4X for faster time-to-market on even the largest designs
-
Feb 24, 2014Pre-Verified Hardware and Software Platforms Integrate ARC Processors, Peripherals, Operating Systems and Software Development Tools to Enable Immediate Productivity
-
Feb 19, 2014Coverity Improves Code Quality and Security, Resulting in Better Software, Faster
-
Feb 19, 2014Q1 2014 Financial Highlights
-
Feb 12, 2014Realtek's Chip Achieves First-Pass Silicon Success Using Broad Portfolio of DesignWare Logic Libraries and Embedded Memories in UMC's 40-nm Process
-
Feb 11, 2014Integrated Audio Processing Solution Includes Proven Voice Enhancement Technologies that Speed Time-to-Market for Developers of Mobile and Stationary Communication SoCs
-
Feb 7, 2014Acquisition Expands Synopsys' Portfolio of Software Tools for the Development of ASIPs
-
Jan 30, 2014Call for Presentations Now Open for the Forum
-
Jan 29, 2014Expedites CEVA's Implementation of its DSPs by Simplifying the Back-end Flow with Highly Predictable Results
-
Jan 28, 2014High-Performance PHY IP Supports 1.25 Gbps to 12.5 Gbps Throughput and Cuts Power Consumption by up to 20 Percent for High-End Networking and Computing Applications
-
Jan 28, 2014Design Compiler® Early Exploration, Complemented with New Algorithms for Area and Timing Optimization, Improves Design Utilization and Accelerates Time-to-Market
-
Dec 17, 2013Latest Release Enhances Design of Photonic Components and Optical Networks
-
Dec 16, 2013HAPS Developer eXpress Solution with Pre-Integrated Hardware and Software Enables Fast Prototyping of Complex IP Systems
-
Dec 16, 2013LightTools version 8.1 is now generally available
-
Dec 10, 2013Ellisys Protocol Analyzer Confirms Performance of 10 Gbps USB 3.1 Effective Data Rates, More Than Doubling SuperSpeed USB Throughput for Consumer Applications
-
Dec 9, 2013Silicon-Proven DesignWare IP, Lynx Design System and Consulting Services Reduce Integration Risk and Reduce Time-to-Market by Three Months
-
Dec 4, 2013Q4 2013 Financial Highlights
-
Nov 26, 2013Industry-Leading VCS the Only Verification Technology Capable of Meeting Highest Reliability and Capacity Verification Requirements
-
Nov 20, 2013DesignWare Multiple-Time Programmable NVM IP Reduces System Costs for Wireless and RFID / NFC Tag Applications
-
Nov 12, 2013HPC Design Kit of Optimized Embedded Memories and Logic Libraries Yields 8 Percent Performance Improvement and 13 Percent Leakage Power Reduction with Smaller Area for CEVA-XC DSPs
-
Nov 6, 2013Use of Silicon-Proven DesignWare IP by More than 600 Companies Demonstrates High Quality and Low Integration Risk
-
Nov 6, 2013Synopsys' Transfer of TLMCentral to Design & Reuse IP Portal Enables Easy Search of More Than 1000 IP Models to Speed SoC Software Development
-
Nov 5, 2013New Performance-Efficient Design Optimized for Maximum DMIPS/mm2 and DMIPS/milliwatt
-
Oct 30, 2013Platform Architect with New SystemC Model for ARM CoreLink NIC-400 Network Interconnect Enables Optimization of SoC Performance from among Thousands of Configurations
-
Oct 28, 2013Discovery VIP Successfully Leveraged by Early Licensees Now Broadly Available
Press Kit
About Us
Publications