Press Releases
Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
Jul 27, 2005ASIC and System Developer Adopts Synopsys' Discovery™ Verification Platform for 90-Nanometer Chip
-
Jul 19, 2005Latest Flow for 0.13-micron Process Offers Advanced Floor Planning, Signal Integrity and Reliability Features
-
Jul 12, 2005New Specification Targets Increasing File Size, Need for Common Data Format
-
Jun 27, 2005Design for Yield Capabilities Enable Renesas Technology to Achieve Yield Goals in Wireless SoC
-
Jun 22, 2005Comprehensive Built-in Coverage Metrics in Synopsys' VCS® Solution Increase Verification Quality for STMicroelectronics' 90 Nanometer HDTV Processor Chip
-
Jun 21, 2005Semiconductor Industry Executives Reflect on 40th Anniversary of Moore's Law
-
Jun 15, 2005Collaboration on Interoperable Design Solutions to Benefit User Community
-
Jun 14, 2005
-
Jun 14, 2005Galaxy Platform Enables 50 Percent Power Savings in SoC Design
-
Jun 14, 2005ARM, TSMC, Virage Logic and Library Technologies Gear Up to Support CCS-enabled 90nm Libraries
-
Jun 10, 2005Scalable Distributed Processing Reduces Physical Verification Processing Time from Days to Hours
-
Jun 9, 2005Synopsys' Galaxy Design Platform Provides Advanced Power Closure and Enhanced Yield Capabilities for Reference Flow 6.0
-
Jun 8, 2005Synopsys to Deliver Complete System to Implementation Solution for Power Architecture Designs
-
Jun 7, 2005IC Compiler Delivers 10 Percent Higher Speed With Faster Time-To-Results
-
Jun 7, 2005Synopsys' PSM, Hercules PVS, Proteus OPC and TCAD Offer FastDFM Flow Turnaround Time
-
Jun 6, 2005DesignWare Digital Controller Cores and PHY IP Available Today for the PCI Express 1.1 Standard
-
Jun 6, 2005Proven SATA Verification IP Lowers Risk and Speeds Verification for SoC Designers
-
May 31, 2005Latest Version of the VCS® Solution Speeds Standards-Based Verification by Unifying SystemVerilog and SystemC™ Languages in a Single Tool
-
May 31, 2005VCS® Native Testbench Technology and Comprehensive Coverage Enable Huawei to Achieve First-Silicon Success in Less Time
-
May 25, 2005Synopsys DesignWare® PHY IP Enables Reliable USB Connectivity for IBM and Chartered Foundry Customers
-
May 25, 2005Complete RTL to Production-Ready GDSII Flow Speeds 90-nm Designs
-
May 24, 2005i-Virtual Stepper System Integrates Lithography Simulation and Automation to Deliver Improved Mask Turn-Around Time and Yield
-
May 23, 2005Design Compiler® 2005 Delivers Accurate Correlation to Post-Layout Timing for RTL Designers
-
May 18, 2005
-
May 12, 2005Certified Digital and PHY IP Gives Designers the Flexibility to Choose From 130nm or 90nm Processes
-
May 10, 2005Leading Digital Core Combined With High-performance PHY Lowers Risk for SoC Designers
-
May 10, 2005Advanced Coverage and Testbench Technologies in the Synopsys Discovery™ Verification Platform Enable Robust Validation of Faraday's Processor IP
-
May 9, 2005Extending Sign-off in the Galaxy™ Design Platform to Voltage-Drop and EM Analysis
-
Apr 26, 2005Full Portfolio of Synopsys' IP Expands GUC's Deep Submicron Offering
-
Apr 20, 2005Vera Tool Offers the Thorough Verification Necessary for Mission-Critical Network Protection
-
Apr 20, 2005VCS Native Testbench Helps CreVinn Speed Testbench Development and Performance to Deliver a Higher Level of Verification
-
Apr 4, 2005VCS Native Testbench Technology Helps Atmel Find Critical Bugs in Less Time
-
Mar 30, 2005Synopsys Expands University Program by Donating Technology Licenses to Southern Methodist UniversitySMU to Use Synopsys Tools for Industrial Research in Embedded System Design
-
Mar 14, 2005Leading-edge Customers Attest to Achieving Increased Performance and Productivity
-
Mar 8, 2005Benefits Include Support for SPIRIT 1.0 Standard and Integration With Galaxy™ and Discovery™ Platforms
-
Mar 7, 2005DFT Compiler Max Delivers 10-50x Test Time Reduction in the Smallest Area With the Ease of 1-Pass Scan Synthesis
-
Mar 1, 2005Synopsys' Distributed Processing and Scalable Architecture Improve Time to Yield While Maintaining Accuracy
-
Feb 28, 2005ESP Boosts Verification Productivity by 2X for Memory Compilers
-
Feb 28, 2005Galaxy™ Reference Flow Enables Faster Integration of ARM IEM Technology-Enabled IP for Low Power
Press Kit
About Us
Publications