Go Back
By Industry
By Technology
Synopsys Cloud
Synopsys Cloud

Cloud native EDA tools & pre-optimized hardware platforms

Request a Free Evaluation →
Multi-Die System Solution
Multi-Die System Solution

A comprehensive solution for fast heterogeneous integration

Discover Multi-Die →
View All Solutions →
Explore Silicon Design, Verification & Manufacturing

Synopsys is a leading provider of electronic design automation solutions and services.

Families
Optical Design
Photonic Design
Design
3D Image Processing
Verification
Modeling & Simulation
Manufacturing
Try Synopsys Cloud
Synopsys Cloud

Unlimited access to EDA software licenses on-demand

Free Evaluation →
Explore Silicon IP

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.

Interface IP
Processor IP
Analog IP
Memories & Libraries
SoC Architecture
Security IP
SoC Infrastructure IP
IP Accelerated
IP Markets
Synopsys IP Portfolio Cover
Synopsys IP Portfolio
Download Brochure →
Synopsys IP Technical Bulletin
Read Latest Issue →
Explore Application Security

Synopsys helps you protect your bottom line by building trust in your software—at the speed your business demands.

Integrated AppSec Solutions
Software Risk Analysis
AppSec Program Services
Gain insight into the security and risk landscape of open source development and use.
Gain insight into the security and risk landscape of open source development and use.
Preview the report →
View All Products →
Company Overview
Resources
SNUG 2023 | Synopsys
SNUG 2023

Synopsys User Group Conference

Learn more →
Synopsys Job Search Thumbnail
Pursue Your Passion

Start Your Job Search

Apply Now →
News Blogs
Get News Alerts by Email
Advanced Search
  • May 23, 2005
    Synopsys Unveils Latest Innovation in RTL Synthesis, Eliminating Wireload Models
    Design Compiler® 2005 Delivers Accurate Correlation to Post-Layout Timing for RTL Designers

    Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today introduced the latest innovation in RTL synthesis by announcing Design Compiler® 2005 release, eliminating...

  • May 18, 2005
    Synopsys Announces CFO Transition

    Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that Steve Shevick, Synopsys chief financial officer, has decided to leave the company to pursue an...

  • May 18, 2005
    Synopsys Posts Financial Results for Second Quarter of Fiscal 2005

    Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today reported results for its second quarter ended April 30, 2005. For the second quarter of fiscal 2005, Synopsys...

  • May 12, 2005
    Synopsys' Hi-Speed USB OTG IP is First and Only Complete IP Solution to Earn Hi-Speed USB OTG Certification
    Certified Digital and PHY IP Gives Designers the Flexibility to Choose From 130nm or 90nm Processes

    Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that its DesignWare® Universal Serial Bus On-The-Go (USB OTG) digital core plus three physical...

  • May 11, 2005
    Synopsys Closes Nassda Acquisition
    Litigation Successfully Concluded

    Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced it has closed its acquisition of Nassda Corporation, a provider of full-chip circuit verification...

Show 5102550100 per page