Press Releases
Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
Aug 21, 2019Q3 2019 Financial Highlights
-
Aug 12, 2019Annual Competition Recognizes Student Achievements in Optical Design
-
Aug 6, 2019Acquisition Expands Automotive Virtual Solutions to Accelerate Vehicle Systems and Software Development
-
Aug 1, 2019Survey Conducted by Ponemon Institute Reveals More Than Half of Financial Services Organizations Have Experienced Theft of Customer Data Due to Insecure Software
-
Aug 1, 2019Launches Campaign to Honor STEM Teachers in the San Francisco Bay Area
-
Jul 18, 2019Synopsys ZeBu Virtual Tester Solution with Ixia IxVerify Enables Scalable, Flexible, and Accurate Validation of Complex Networking SoCs
-
Jul 15, 2019Synopsys to Present Industry's First Fully Automated Technology for AMS Emulation at DARPA ERI Summit 2019
-
Jul 11, 2019Realtek Deploys IC Compiler II for Its Next-generation Communications Network Design
-
Jul 11, 2019IC Validator Delivers Superior Performance for DRC and LVS Signoff
-
Jul 2, 2019Comprehensive Yield Learning Platform from Synopsys Enables Close Collaboration with Samsung and Its Fabless Customers During Production Ramp-up of New Products
-
Jun 26, 2019Company Delivers on Its Commitment to Combat Climate Change
-
Jun 24, 2019Collaboration for Third Generation Builds on Successful Deployment of VDKs for AURIX TC2x and TC3x Series to Enable Early Software Development at Tier1 and OEM Customers
-
Jun 12, 2019Continuous Commitment to Development of High-quality DesignWare IP Lowers Risk and Accelerates Time-to-Market for SoC Designs
-
Jun 5, 2019New Kit Provides Infrastructure for Checking, Reporting, and Packaging of ASIC Designs
-
Jun 4, 2019AI-enhanced, Cloud-ready Platform with Fusion Technology Accelerates Next Wave of Industry Innovation
-
Jun 4, 2019High-quality DesignWare Interface and Analog IP Optimized for High Performance and Low Power in AI, Cloud Computing, and Mobile SoCs
-
May 30, 2019New Native Tool Integrations Enable up to 5X Higher Verification Performance
-
May 30, 2019Industry's First Full-chip Implementation and Verification Completed Entirely on Amazon Web Services Cloud
-
May 28, 2019Juniper Networks Achieves 14% Lower Power and 6% Smaller Area on Next-generation Networking Design
-
May 28, 2019Breakthrough Technology Redefines Design Signoff by Leveraging Industry's Golden Timing Signoff and Machine Learning Technology to Accelerate Statistical Yield Analysis
-
May 27, 2019Synopsys Design and Verification Platforms and DesignWare Interface IP Enable Optimized PPA and Faster Time-to-Market for Smartphones, Laptops, and Other Mobile Devices
-
May 23, 2019Expanded Cloud-based Services Give SoC Designers More Scalability and Flexibility
-
May 23, 2019VC Formal Datapath Validation Application Enables Broad Market Adoption of HECTOR Technology
-
May 23, 2019New ZeBu Power Analyzer Enables Emulation-based Power Analysis for Billion-cycle Software Workloads Not Feasible with Traditional Methods
-
May 22, 2019Q2 2019 Financial Highlights
-
May 21, 2019ASIL D Ready Vision Processor with Safety Enhancement Delivers Highest Level of Functional Safety for Automotive SoCs
-
May 20, 2019Combination of Synopsys' ARC EV6x Vision Processor IP and KudanSLAM Software Delivers Efficient and Accurate Machine Vision to AI, Automotive, and IoT Applications
-
May 13, 2019Companies Shortening Automotive Development Cycle by Enabling Transition from Physical to Virtual System Testing
-
May 7, 2019Fudan Microelectronics Group Selects Synopsys' DesignWare Bluetooth IP for Smart IoT System-on-ChipsSilicon-Proven, Compliant Bluetooth 5.0 IP Delivers Low Power and Small Area in Popular 40-nm IoT Process
-
May 1, 2019QuickStart Implementation Kits Enhanced to Enable Fusion Compiler to Speed Implementation and Improve PPA for Arm-based SoCs
-
May 1, 2019Native SystemVerilog VIP Features Built-in Coverage, Verification Planning, Memory-aware Debug, and Performance Analysis
-
May 1, 2019EU Project PLASMOfab Successfully Completed
-
Apr 30, 2019VESA DSC IP Interoperates with DesignWare HDMI 2.1, DisplayPort, and MIPI DSI IP to Minimize Integration Risk and Accelerate Time-to-Market
-
Apr 30, 2019Study of more than 1,200 commercial applications and libraries finds a majority still contain open source security vulnerabilities and license conflicts
-
Apr 23, 2019Close Collaboration Delivers Design Solutions for True 3D Device Integration
-
Apr 23, 2019Synopsys Placed Highest for Ability to Execute and Furthest to the Right for Completeness of Vision
-
Apr 23, 2019Proven Interface, Analog, and Foundation IP Has Enabled Customer Silicon Successes Across a Range of Applications
-
Apr 22, 2019Production-ready Flow Enables High-performance Compute and Mobile Applications
-
Apr 22, 2019Virtualizer Development Kits Allow Tier-1 Chinese Automotive Supplier to Start Software Development Earlier and Accelerate Testing
-
Apr 18, 2019New Virtualizer Development Kit for ST Stellar Multicore MCU Deployed at Lead Automotive Tier 1 Companies Enabled Early Software Development
-
Apr 8, 2019Black Duck by Synopsys Receives Highest Possible Score in the SDLC Integration, Policy Management, and Training criteria and Receives the Top Ranking in the Market Presence Category
-
Apr 2, 2019
Press Kit
About Us
Publications