Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
Dec 13, 2004
Galaxy Delivers Fast, Accurate Signal Integrity Closure for Today's Largest, Most Complex Designs
-
Dec 6, 2004
Over 25,000 DesignWare Library Users Gain Access to Verification IP for Next-Generation On-Chip Interconnect
-
-
-
Dec 1, 2004
Outstanding Litigation to Be Settled at Closing
-
-
Nov 30, 2004
Sasken Flow Delivers a Time to Market Advantage for Customers by Accelerating Design Convergence
-
-
-
Nov 18, 2004
New Compute Platform Enables Customers to Address Tough Design Challenges
-
-
-
Nov 2, 2004
Experienced IP Engineers to Help Meet Demand for Synopsys' DesignWare Mixed-Signal IP
-
Nov 1, 2004
Synopsys' Industry Leading Standards-based IP Significantly Shortens Design Cycles and Helps to Reduce Risk
-
Oct 27, 2004
Magellan Enables Rapid and Thorough Block-Level Verification
-
Oct 26, 2004
SoCBIST Solution Enables More Transition Fault Detection and Higher QoR on High-Volume Printer Chips
-
Oct 26, 2004
Galaxy 2004 Delivers Higher Test Quality Through Bridging Fault Support in TetraMAX DSMTest
-
Oct 19, 2004
Top Customers Present Latest Success With Synopsys Test Solution at 12th Annual SIG Event
-
Oct 18, 2004
Leading Combined Solution Includes Endpoint, Root, Dual Mode and Switch Port Cores
-
Oct 18, 2004
Proteus' Unique Distributed Processing Accelerates Time to Yield
-
Oct 12, 2004
Synopsys Extends Popular Liberty and SDC Open Source Formats
-
Oct 11, 2004
Combination of Synopsys DFM Solutions and ISE TCAD Software Helps Chip Designers Improve Yield and Speed Time to Market
-
Oct 4, 2004
Optimization and Analysis Solution Results in Improved Productivity, Fewer Re-Spins and Reduced Time to Market
-
Oct 4, 2004
Reliable Timing Closure, Tight Tool Integration Key to Complex Designs' Success
-
Sep 29, 2004
Synopsys' ASIC Strength Flow Ideal for Designers Prototyping With Complex Xilinx Devices