Press Releases
Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.
-
May 24, 2017Silicon-Proven IP Portfolio Provides Low-Risk Path to Silicon Success for SoC Designs on Samsung's Advanced Process Technologies
-
May 24, 2017IC Validator delivers physical signoff in hours with massively parallel architecture
-
May 24, 2017Synopsys Custom Design Platform Certified for IoT, Mobile Computing and Automotive Applications
-
May 23, 2017DesignWare ARC HS4x Family Delivers Twice the Signal Processing Performance of Previous ARC HS Cores with Integrated DSP Capability
-
May 22, 2017DesignWare PHY IP Cuts Power and Area by More Than 35 Percent for High-Performance Computing Applications Including Machine Learning and Artificial Intelligence
-
May 18, 2017Solution Supports USB, USB PD and DisplayPort on Type-C and is Expandable to Future Protocols
-
May 11, 2017Massively Parallel Architecture Accelerates Physical Signoff and Delivers Industry-Leading Turnaround Time
-
May 10, 2017Delivers Accuracy Within 5% of Power Signoff
-
May 4, 2017Delivers Higher Performance and Comprehensive Variation Analysis for Robust AMS Design
-
May 4, 2017Seamless Integration of Synopsys’ Synplify Pro and Identify RTL Debugger With Microsemi’s Libero SoC Design Suite for FPGA Customers
-
May 3, 2017InfoSec Global and Synopsys Collaborate to Deliver Complete Hardware/Software Root of Trust SolutionCombination of InfoSec Global Agile Cryptography with Synopsys tRoot Hardware Secure Module Increases Security for Industrial IoT Designs
-
May 2, 2017Combination of jNet ThingX JavaCard OS with Synopsys' Anti-Tamper ARC SEM Cores Eases Development of Common Criteria Certified SoCs
-
Apr 27, 2017New Version of LucidDrive Supports Analysis of Headlight Road Performance in Dynamic Traffic Situations
-
Apr 27, 2017DesignWare True Random Number Generators, Logic Libraries, Embedded Memories and STAR Memory System Provide Low-Risk Path to First-Pass Silicon Success
-
Apr 26, 2017Seamless Integration of Industry's Fastest Emulation System into Dataflow Processing Unit Development Effort
-
Apr 25, 2017ASIL B and D Ready DesignWare IP Accelerates Functional Safety Assessments for Automotive SoCs
-
Apr 20, 2017DesignWare IP Subsystem Integrates New Audio/Voice/Speech and I3C Hardware and Software to Address Expanding Processing Requirements of Secure, Multi-Sensor SoCs
-
Apr 12, 2017Native SystemVerilog VIP Includes Built-In Coverage, Verification Planning, and Protocol-Aware Debug
-
Mar 28, 2017Industry leaders in CPU, GPU and fabless SoC markets adopt IC Validator's massively parallel distributed processing for overnight signoff
-
Mar 27, 2017Updated Interface with Synopsys Sentaurus TCAD Products and New High-Speed Optical Absorption Calculation Now Available
-
Mar 21, 2017Synopsys Announces Availability of Comprehensive Low Power Reference Kit for Design and VerificationBitcoin-mining Design-based Kit Features Complete RTL-to-GDSII Low Power Methodology
-
Mar 21, 2017RSoft Photonic System Design Suite Version 2017.03 Now Available
Mar 20, 2017DesignWare tRoot H5 Hardware Secure Module with Root of Trust Provides Trusted Execution Environment for Unique Identity of SoCs-
Mar 16, 2017No Impact on Synopsys' Emulation Sales or Support
-
Mar 16, 2017Latest Release Supports New IIHS Headlight Safety Test and New Design Feature for Automotive Signal Lights and Tail Lights
-
Mar 15, 2017Synopsys' Digital, Signoff, Custom Implementation and AMS Tools Ready for Early 12-nm Production Designs
-
Mar 15, 2017DesignWare IP Enables Lower Leakage, Smaller Area for High-Performance Mobile SoCs
-
Mar 14, 2017Custom Compiler Visually-Assisted Technology Reduces FinFET Layout Effort for UMC Customers
-
Mar 14, 2017Virtualizer Development Kit for Silicon Mobility OLEA Solutions Enables Early Software Development and Quality Improvement for Automotive Tier 1 and OEMs
-
Mar 13, 2017TSMC certifies 7-nm Synopsys Galaxy Design Platform suite of digital, Signoff, Custom, and AMS Tools
-
Mar 8, 2017New Task Graph Generation Technology in Synopsys Platform Architect Automates Capture of Key Performance Requirements Needed to Explore Next Generation SoC Architectures
-
Mar 7, 2017New ARC EM Safety Islands Simplify Development and Accelerate ISO 26262 Certification of Advanced Driver Assistance Systems, Radar and Sensor Applications
-
Mar 6, 2017Latest Release Helps Optical Designers Build Project Specifications and Manage Design and Performance Goals
- Mar 2, 2017Company Makes Significant Move to the Leaders Quadrant and Is Recognized for Completeness of Vision and Ability to Execute
-
Feb 28, 2017Delivers Industry's Fastest Emulation Performance and Scalability
-
Feb 27, 2017Liberty Technology Advisory Board Approves New Liberty Variation Format Additions
-
Feb 21, 2017Graphcore Adopts IC Compiler II for Implementing their Machine-Learning Processor Chip
-
Feb 2, 2017ARC EM Processors' Leading Performance Efficiency Delivers Area and Power Savings for IoT and Mobile Applications
Press Kit
About Us
Publications