Press Releases

Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.

Get News Alerts by Email

Year All Years 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 Category All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized Keywords Go

Advanced Search

Search

  Search Headlines Only

Category

All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized

From

To

Asset Types

 Video  Audio  Photos  Documents  Events  Standard

 Basic Search

• Oct 30, 2019

  Synopsys and AMD Execute Multi-Year ZeBu Emulation Agreement

  New Agreement Includes Optimization of ZeBu and VCS Software for AMD EPYC Processor-based Servers
• Oct 29, 2019

  Synopsys Accelerates Cloud Computing SoC Designs with New Die-to-Die PHY IP in Advanced 7nm FinFET Process

  DesignWare Die-to-Die PHY Enables Ultra- and Extra-Short Reach Connectivity in Large, Multi-Chip Module Designs
• Oct 29, 2019

  Synopsys Ships More Than 3,000 HAPS-80 Prototyping Systems

  HAPS-80's High Performance and Cost Effectiveness Has Driven Adoption by More Than 100 Companies
• Oct 28, 2019

  NSITEXE Achieves First-Pass Silicon Success for High-Performance Data Flow Processor-based SoC Test Chip Using DesignWare IP

  Silicon-Proven DesignWare Interface and Foundation IP Portfolios Lower Integration Risk and Accelerate Time to Market for Automotive Application
• Oct 23, 2019

  Astera Labs Accelerates PCI Express 5.0 System Deployment in Collaboration with Intel and Synopsys

  Astera Labs Delivers Industry's First Commercially Available PCIe 5.0 Retimer SoC
• Oct 22, 2019

  Synopsys Launches New ARC VPX DSP Processor IP for High-performance Signal Processing SoC Designs

  DesignWare ARC VPX5 and VPX5FS DSP Processors Incorporate Ultra-wide Vector Architecture to Accelerate Highly Parallel Automotive, Sensor Fusion, and Communications Applications
• 
  Oct 21, 2019

  TSMC Recognizes Synopsys with Four "Partner of the Year" Awards

  • Photos 1
• Oct 17, 2019

  Synopsys Design Platforms Enabled for Samsung Foundry 2.5D-IC Multi-Die Integration

  Synopsys and Samsung Foundry Collaboration Delivers Customized Solution to Support 5G, AI, and HPC Applications
• Oct 17, 2019

  Samsung Foundry and Synopsys Deliver Comprehensive Automotive Solutions for Autonomous Driving and ADAS
• Oct 15, 2019

  Synopsys Introduces Native Automotive Solutions Optimized for Efficient Design of Autonomous Driving and ADAS SoCs
• Oct 10, 2019

  GLOBALFOUNDRIES Qualifies Synopsys Fusion Design Platform on 12LP FinFET Platform
• Oct 7, 2019

  Synopsys, Arm, and Samsung Foundry Enable Accelerated Development of Next-Generation Arm "Hercules" Processor on 5LPE Process

  Certified Tools and Reference Flow Enable Early Adopters' Implementation of Advanced Arm Core
• Oct 7, 2019

  Synopsys Announces Industry-First Unified Functional Safety Verification Solution to Accelerate Time-to-Certification for IPs and SoCs

  VC Functional Safety Manager Reduces ISO 26262 FMEA/FMEDA and Fault Classification Effort by Up to 50 Percent
• Oct 4, 2019

  Synopsys to Showcase Optimized Solutions for Arm-based Designs at Arm TechCon 2019
• Oct 2, 2019

  Synopsys Completes Acquisition of QTronic GmbH
• Sep 30, 2019

  Synopsys Introduces PrimeECO Solution for Zero-Iteration Signoff-Driven Design Closure

  Native Integration of Physical Implementation Technology into Signoff Enables 10X Faster Single-machine Design Closure
• Sep 26, 2019

  Synopsys and TSMC Collaborate for Certification on 5nm Process Technologies to Address Next-generation HPC, Mobile Design Requirements

  Enhancements in Design and Verification Tools Target Gains in Performance and Ultra-low Power
• Sep 26, 2019

  Synopsys and TSMC Collaborate to Develop Portfolio of DesignWare IP for TSMC 5nm FinFET Plus (N5P) Process

  Interface and Foundation IP Enables Next Wave of Low-Power Mobile and High-Performance Cloud Computing SoCs on TSMC's N5P Process
• 
  Sep 25, 2019

  Synopsys Extends Portfolio of Cloud Computing IP with 112G Ethernet PHY for Hyperscale Data Center SoCs

  DesignWare 112G Ethernet PHY on TSMC's N7 Process Enables True Long Reach Channels for 800G Networking Applications

  • Photos 1
• Sep 18, 2019

  Synopsys Releases BSIMM10 Study Highlighting Impact of DevOps on Software Security

  10th Iteration of the Building Security In Maturity Model Reflects Software Security Initiatives of 122 Firms
• Sep 17, 2019

  Synopsys Announces New Release of LucidShape Software for Automotive Lighting Design and Analysis

  Version 2019.09, Now Available, Introduces Design Features for Freeform Optics and Pixel Light Technology
• Sep 17, 2019

  Infineon and Synopsys Collaborate to Accelerate Artificial Intelligence in Automotive Applications
• Sep 16, 2019

  Synopsys' New Embedded Vision Processor IP Delivers Industry-Leading 35 TOPS Performance for Artificial Intelligence SoCs

  DesignWare ARC EV7x Vision Processors with Deep Neural Network Accelerator Provide More Than 4X Performance Increase for AI-intensive Edge Applications
• Sep 16, 2019

  Synopsys Simplifies Automotive SoC Development with New ARC Functional Safety Processor IP

  Expanded Portfolio of ISO 26262 ASIL B and ASIL D Compliant DesignWare ARC Processors Accelerate Safety Certification of ADAS, Radar/LiDAR, and Automotive Sensor SoCs
• Sep 16, 2019

  Synopsys Releases Enhanced Portfolio of Photonic Design Solutions

  Latest Product Releases Support Faster Development of Photonic Devices, Systems, and PICs

Show 5102550100 per page