Press Releases

Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.

Get News Alerts by Email

Year All Years 2021 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 Category All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized Keywords Go

Advanced Search

Search

  Search Headlines Only

Category

All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized

From

To

Asset Types

 Video  Audio  Photos  Documents  Events  Standard

 Basic Search

• Sep 24, 2020

  Synopsys and GLOBALFOUNDRIES Collaborate to Develop Broad Portfolio of DesignWare IP for 12LP+ FinFET Solution

  DesignWare IP Delivers Significant Performance and Power Advantages for Cloud Computing and Edge AI SoCs on GF 12LP+ Solution
• Sep 16, 2020

  NSITEXE Successfully Develops Multiple Custom Processors for Automotive Applications in Half the Time with Synopsys ASIP Designer Tool

  ASIP Designer Tool Provides Rapid Architectural Exploration and Automatic Generation of Software Development Kits to Accelerate Design Time
• Sep 15, 2020

  Synopsys Publishes BSIMM11 Study Highlighting Fundamental Shifts in Software Security Initiatives in Response to DevOps and Digital Transformation

  The 11th iteration of the Building Security In Maturity Model reflects how organizations are adapting their software security efforts to support modern software development paradigms
• Sep 10, 2020

  DSP Group Selects Synopsys' ARC EM Processor IP for Adaptive Processing Smart Codecs

  Integration of DSP-Enhanced ARC Processor Enables Deployment of Advanced Sound Processing Features in Next-Generation Headsets
• Sep 9, 2020

  Synopsys Introduces the Industry's First Unified Electronic and Photonic Design Platform

  Synopsys OptoCompiler Enables Fast, Easy and Scalable Photonic IC Development
• Sep 3, 2020

  Synopsys and Nestwave Collaborate to Develop a Low-Power Geolocation IP Solution for IoT Modems

  Combination of Synopsys' ARC IoT Communications IP Subsystem with Nestwave's Geolocation IP Eliminates the Need for a Dedicated Positioning Chipset
• Sep 2, 2020

  Synopsys to Present at D.A. Davidson Technology Conference
• Sep 2, 2020

  Synopsys Appoints Jeannine Sargent to Board of Directors
• Sep 1, 2020

  Synopsys and Elektrobit Announce Availability of EB tresos Classic AUTOSAR Software for ARC Functional Safety Processor IP

  Elektrobit is the First Automotive Software Company to Collaborate with Synopsys on Providing Software for Synopsys ARC Functional Safety Processors Used in Automotive ECUs
• Aug 27, 2020

  Chelsio Adopts Synopsys DesignWare 56G Ethernet PHY IP to Accelerate Development of High-Performance Computing SoC

  Silicon-Proven 56G Ethernet PHY Delivers True Long Reach Performance with Flexible Data Rates and Low Latency
• Aug 25, 2020

  Synopsys, Customers and Partners Present the Latest Innovations in Embedded Processor Solutions at the Synopsys ARC Processor Virtual Summit

  Attendees Can Explore Processor IP Solutions that Accelerate SoC Development for Automotive, Artificial Intelligence, IoT and High-Performance Embedded Applications
• Aug 25, 2020

  Synopsys and TSMC Accelerate 2.5D/3DIC Designs with Chip-on-Wafer-on-Substrate and Integrated Fan-Out Certified Design Flows

  Synopsys 3DIC Compiler platform reduces design turnaround time for chip-package co-design implementation
• Aug 25, 2020

  Synopsys Collaborates with TSMC to Accelerate 3nm Innovation, Enabling Next-Generation SoC Design

  Certified Synopsys design solutions enable HPC, mobile, 5G, and AI SoCs and offer cutting-edge power savings and performance
• Aug 20, 2020

  Synopsys IC Validator, Running on AMD EPYC Processor Powered Azure Virtual Machines, Verifies AMD Radeon Pro VII GPU Design in Under Nine Hours

  IC Validator delivers 40 percent lower cost of ownership with optimal utilization of cloud
• Aug 19, 2020

  NSITEXE Adopts Synopsys HAPS Prototyping to Validate Data Flow Processor IP

  NSITEXE Accelerates Customer Engagements Using High-Performance HAPS Solution
• Aug 19, 2020

  Synopsys Appoints Sassine Ghazi as Chief Operating Officer

  Deep Technical and Business Expertise Ideal for Synopsys' Next Wave of Innovation, Growth and Profitability
• Aug 19, 2020

  Synopsys Posts Financial Results for Third Quarter Fiscal Year 2020

  Q3 2020 Financial Highlights
• Aug 12, 2020

  Synopsys Introduces Integrated Electric Vehicle Virtual Prototyping Solution

  Multi-Discipline Solution Enables Earlier, More Productive and Scalable Development Across Power Electronics to Software Development and Test
• Aug 6, 2020

  DevSecOps Study Finds that Nearly Half of Organizations Consciously Deploy Vulnerable Applications Due to Time Pressures

  Study conducted by analyst firm ESG explores security trends and challenges emerging in modern application development
• Aug 5, 2020

  Synopsys Announces Earnings Release Date for Third Quarter Fiscal Year 2020
• Aug 3, 2020

  Synopsys Taps Veteran Security Leader Jason Schmitt as GM of its Software Integrity Group

  Brings Valuable Combination of Technical, Product Development and Go-To-Market Expertise
• Jul 21, 2020

  Synopsys Co-CEO Aart de Geus to Speak at SEMICON West 2020
• Jul 20, 2020

  Synopsys VCS Used by Graphcore to Verify Next-Generation Colossus GC200 IPU

  VCS Delivers Highest Verification Throughput for a 50 Billion+ Transistor Design
• Jul 15, 2020

  Tenstorrent Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using Synopsys' Broad DesignWare IP Portfolio

  High-Quality DesignWare Interface and Processor IP for Efficient Real-Time Connectivity and Machine Learning Processing Accelerate Design Schedule and Lower Risk
• Jul 14, 2020

  Synopsys Announces Industry's First JEDEC DDR5 Verification IP for Next-Generation DRAM/DIMM Designs

  Native SystemVerilog VIP Features Built-in Coverage, Verification Planning, and Memory-Aware Debug and Performance Analysis

Show 5102550100 per page