Press Releases

Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.

Get News Alerts by Email

Year All Years 2021 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 Category All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized Keywords Go

Advanced Search

Search

  Search Headlines Only

Category

All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized

From

To

Asset Types

 Video  Audio  Photos  Documents  Events  Standard

 Basic Search

• Jul 14, 2020

  Synopsys Announces Industry's First JEDEC DDR5 Verification IP for Next-Generation DRAM/DIMM Designs

  Native SystemVerilog VIP Features Built-in Coverage, Verification Planning, and Memory-Aware Debug and Performance Analysis
• Jul 7, 2020

  JLQ Technology Selects Synopsys DesignWare IP to Accelerate Development of Next-Generation SoCs

  Silicon-Proven DesignWare IP Delivers Unmatched Performance, Power, and Area
• Jun 29, 2020

  Synopsys and Arm Extend Strategic Partnership to Deliver Superior Full-Flow Quality-of-Results and Time-to-Results

  Multi-year Agreement Accelerates Design and Verification of Arm-based SoCs
• Jun 26, 2020

  Synopsys Broadens Collaboration with EPFL
• Jun 25, 2020

  Synopsys Awarded DARPA Contract for Automatic Implementation of Secure Silicon Program

  Advances SoC Design by Integrating Scalable Hardware Security Mechanisms Leveraging Academic and Commercial Partner Expertise, and Synopsys' Industry-Leading EDA Platforms and IP

Show 5102550100 per page