Press Releases

Press Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for press releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.

Get News Alerts by Email

Year All Years 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 Category All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized Keywords Go

Advanced Search

Search

  Search Headlines Only

Category

All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized

From

To

Asset Types

 Video  Audio  Photos  Documents  Events  Standard

 Basic Search

• Aug 12, 2020

  Synopsys Introduces Integrated Electric Vehicle Virtual Prototyping Solution

  Multi-Discipline Solution Enables Earlier, More Productive and Scalable Development Across Power Electronics to Software Development and Test
• Aug 6, 2020

  DevSecOps Study Finds that Nearly Half of Organizations Consciously Deploy Vulnerable Applications Due to Time Pressures

  Study conducted by analyst firm ESG explores security trends and challenges emerging in modern application development
• Aug 5, 2020

  Synopsys Announces Earnings Release Date for Third Quarter Fiscal Year 2020
• Aug 3, 2020

  Synopsys Taps Veteran Security Leader Jason Schmitt as GM of its Software Integrity Group

  Brings Valuable Combination of Technical, Product Development and Go-To-Market Expertise
• Jul 21, 2020

  Synopsys Co-CEO Aart de Geus to Speak at SEMICON West 2020
• Jul 20, 2020

  Synopsys VCS Used by Graphcore to Verify Next-Generation Colossus GC200 IPU

  VCS Delivers Highest Verification Throughput for a 50 Billion+ Transistor Design
• Jul 15, 2020

  Tenstorrent Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using Synopsys' Broad DesignWare IP Portfolio

  High-Quality DesignWare Interface and Processor IP for Efficient Real-Time Connectivity and Machine Learning Processing Accelerate Design Schedule and Lower Risk
• Jul 14, 2020

  Synopsys Announces Industry's First JEDEC DDR5 Verification IP for Next-Generation DRAM/DIMM Designs

  Native SystemVerilog VIP Features Built-in Coverage, Verification Planning, and Memory-Aware Debug and Performance Analysis
• Jul 7, 2020

  JLQ Technology Selects Synopsys DesignWare IP to Accelerate Development of Next-Generation SoCs

  Silicon-Proven DesignWare IP Delivers Unmatched Performance, Power, and Area
• Jun 29, 2020

  Synopsys and Arm Extend Strategic Partnership to Deliver Superior Full-Flow Quality-of-Results and Time-to-Results

  Multi-year Agreement Accelerates Design and Verification of Arm-based SoCs

Show 5102550100 per page