News Releases

News Releases are listed below in chronological order with the most recent one appearing first. Please use the tool below to search for news releases in a particular year, category or that contain a keyword. For additional search options, please use the Advanced Search tool.

Month Year

Su	Mo	Tu	We	Th	Fr	Sa
25	26	27	28	29	30	1
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29
30	31	1	2	3	4	5

Cancel OK

Month Year

Su	Mo	Tu	We	Th	Fr	Sa
25	26	27	28	29	30	1
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29
30	31	1	2	3	4	5

Cancel OK

Get News Alerts by Email

Year All Years 2022 2021 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 Category All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized Keywords Go

Advanced Search

Search

  Search Headlines Only

Category

All Categories Chip Design Corporate & Financial Optical Solutions Silicon Engineering Silicon IP Software Security & Quality Verification Uncategorized

From

To

Asset Types

 Video  Audio  Photos  Documents  Events  Standard

 Basic Search

• Jun 7, 2005

  Synopsys' DFM Environment Selected by Texas Instruments for Design and Process Development for the 65-Nanometer Node and Beyond

  Synopsys' PSM, Hercules PVS, Proteus OPC and TCAD Offer FastDFM Flow Turnaround Time
• Jun 6, 2005

  Synopsys Announces DesignWare IP Support for PCI Express 1.1 Specification

  DesignWare Digital Controller Cores and PHY IP Available Today for the PCI Express 1.1 Standard
• Jun 6, 2005

  Synopsys Enables Rapid Adoption of SATA Interface With DesignWare Verification IP

  Proven SATA Verification IP Lowers Risk and Speeds Verification for SoC Designers
• May 31, 2005

  Synopsys Advances VCS Solution by Adding Assertion IP Library and Native Testbench Support for SystemVerilog

  Latest Version of the VCS® Solution Speeds Standards-Based Verification by Unifying SystemVerilog and SystemC™ Languages in a Single Tool
• May 31, 2005

  Huawei Adopts Synopsys VCS Native Testbench to Accelerate Verification of Networking and Communications ASICs

  VCS® Native Testbench Technology and Comprehensive Coverage Enable Huawei to Achieve First-Silicon Success in Less Time

Show 5102550100 per page