| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
Highlights: Reprogrammable NVM IP on TowerJazz 180-nm process technology enables analog IC trimming and in-field calibration without additional masks or process steps Small footprint...
Highlights: New DesignWare Sensor and Control IP Subsystem incorporates the latest ARC EM processors with cache and DSP extensions operating at over 500 MHz in a 40-nm low-power process Optional...
Highlights: High-quality DesignWare USB 3.1 Device Controller IP reduces integration risk and accelerates availability of USB 3.1 SoCs USB 3.1 IP integrators can gain 2X faster data transfer...
Highlights IC Compiler II enables first-time working silicon for high-performance multimedia design in 40-nm technology 5X faster design implementation enables faster turn-around-time for large...
Highlights: SK Hynix cuts time-to-debug and overall debug time by integrating VC Apps into their internal verification and debug applications Resulting integration leverages industry-leading, open...
