EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
- Apr 26, 2016DesignWare IP Compliant with the Latest MIPI I3C Specification Delivers High Bandwidth and Scalability
Highlights: I3C compliant IP future-proofs sensor designs and enables high data transmission for integration of multiple sensors on an SoC A single 2-wire I3C interface provides low pin count for...
-
Apr 13, 2016Native SystemVerilog VIP Features Built-in Coverage, Verification Planning, Protocol-Aware Debug and Source Code Test Suites
Synopsys, Inc. (NASDAQ: SNPS) today announced the availability of the industry's first verification IP (VIP) and UVM source code test suite to support the USB Power Delivery 3.0 standard. With the...
- Apr 5, 2016Synopsys' Software Security Testing Tools Used in UL's New Certification Program for Network-connectable Devices
Synopsys, Inc. (Nasdaq: SNPS) today announced that UL, a global safety science organization, has selected Synopsys' software security testing tools for use in the newly launched UL Cybersecurity...
-
Apr 5, 2016Native SystemVerilog VIP and Source Code Test Suites for CAN 2.0/FD/TT, LIN, FlexRay and Ethernet AVB
Synopsys, Inc. (NASDAQ: SNPS), today announced the expansion of its VC Verification IP (VIP) portfolio with CAN 2.0/FD/TT (ISO 16845 compliant), LIN, FlexRay™, and Ethernet Audio Video Bridging...
-
Mar 31, 2016Certification Includes Industry-leading IC Compiler II Place and Route Solution
Highlights: Digital and signoff tools support advanced multi-patterning and tri-gate design rules Imagination Technologies' PowerVR GT7200 graphics processor (GPU) qualified tool certification...
-
Mar 30, 2016Shortens FinFET Custom Design Tasks from Days to Hours
Highlights: Template Assistants help designers reuse existing custom layout know-how In-Design Assistants reduce iterations with native design rule checks and parasitic extraction Layout...
-
Mar 30, 2016TSMC and Synopsys collaborate to provide Custom Compiler-ready iPDKs
Highlights: TSMC certifies Custom Compiler for 10nm and 7nm FinFET process technologies Custom Compiler supports new FinFET requirements such as track-pattern and full coloring flow Custom...
-
Mar 30, 2016Template Assistants Shorten Layout Tasks
Highlights: Production deployment at STMicroelectronics follows extensive evaluation and close collaboration Template Assistants shown to shorten layout tasks for memory and standard cell development
-
Mar 30, 2016In-Design Assistants Reduce Design Iterations
Highlights: Custom Compiler replaces full flow of existing custom design tools at GSI Technology In-Design Assistants reduce design iterations Ease of adoption was critical for enabling quick...
-
Mar 30, 2016Innovative Assistants Provide Productivity Boost
Highlights Custom Compiler replaces existing custom design tools at Asahi Kasei Microdevices Custom Compiler selected after competitive evaluation to address critical analog design challenges...
