EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Aug 5, 2013Synopsys' Synplify Pro Software Delivers Optimal Logic Synthesis Results for Users of Lattice Semiconductor FPGAs and CPLDs
MOUNTAIN VIEW, Calif., Aug. 5, 2013 Highlights: Multi-year contract renewal provides Lattice FPGA and CPLD users with Synopsys' technology-leading Synplify Pro logic synthesis tool Synplify Pro...
-
Jul 30, 2013Configurable Hardware and Software IP Solution Enables Rapid Integration of Sensor Functionality into SoCs
Highlights: Integrated, pre-verified hardware and software IP subsystem consisting of a power- and area-efficient ARC 32-bit processor, digital...
-
Jul 17, 2013Latest Generation Reduces Power Consumption by up to 76 Percent and Area Use by up to 86 Percent for Mobile Communication SoCs
Highlights: Complete portfolio of data converter IP includes high-speed and general-purpose ADCs and DACs New successive approximation...
-
Jul 9, 2013Custom DSP Reduces Power Consumption by 20 Percent Compared to Other Commercially-Available DSP IP
MOUNTAIN VIEW, Calif., July 9, 2013 /PRNewswire/ Highlights Synopsys Processor Designer™ tool enables rapid exploration of processor architectures to optimize for performance, power and area...
-
Jun 26, 2013Process Qualification Vehicle Tapeout Validates UMC 14-nm FinFET Process Using Synopsys DesignWare IP and StarRC Parasitic Extraction Tool
Highlights First collaboration milestone speeds validation of IP and design correlation on UMC's 14-nm FinFET process...
-
Jun 25, 2013Comprehensive DesignWare IP Solution, Including Silicon-Proven MIPI M-PHY and M-PCIe Controller IP, Enables Early M-PCIe Adoption for Low-Power Designs
Highlights: Industry's first M-PCIe® IP interoperability demonstration, developed in conjunction with Intel, unveiled at PCI-SIG® Developers...
-
Jun 24, 2013Synopsys Brings its Expertise in 3D-IC Solutions to Singapore's A*STAR IME-Led 2.5D Through-Silicon Interposer Consortium
Collaboration will provide the framework for heterogeneous 2.5D/3D-IC systems Will optimize silicon interposer technology for...
-
Jun 19, 2013Silicon-Proven DesignWare IP and Consulting Services Reduce Integration Risk and Help Accelerate Deployment of Complete SoC Design Flow
Highlights: OCZ achieved first-pass silicon success for its NAND flash Vector SSD with Synopsys' DesignWare DDR2/3-Lite PHY, Embedded Memories...
-
Jun 17, 2013New Formality Ultra Extends Equivalency Checking to Accelerate Design Closure
Highlights: New Synopsys Formality® Ultra solution cuts days of effort for each functional engineering change order (ECO) Includes advanced...
-
Jun 12, 2013DesignWare HPC Design Kit Yields Superior Performance, Power and Area for CPU, GPU and DSP Cores
Highlights: One design kit for optimizing all processor cores on an SoC that includes an ultra-high density memory compiler and more than 125...