EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Sep 18, 2012Memory Controller and PHY Support Multiple DDR Standards While Reducing Latency and Standby Power
Highlights: Synopsys expands its industry-leading DesignWare® DDR Memory Interface IP family to include support for DDR4 SDRAMs Backward...
-
Aug 16, 2012Annual Competition Recognizes Student Achievements in Optical Design
Synopsys, Inc., a world leader in software and IP for semiconductor design, verification and manufacturing, announced today that University of...
-
Apr 25, 2012New HAPS Deep Trace Debug Dramatically Increases Signal Tracing Capacity in FPGA-Based Prototypes
Highlights Combination of new Synopsys HAPS hardware and Identify software enables greater visibility of internal signals in FPGA-based...
-
Feb 28, 2012
Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and...
-
Feb 27, 2012Discovery VIP delivers up to 4X faster performance, rapid configurability, efficient protocol-aware debug, and quicker protocol compliance closure
Highlights: Synopsys Discovery VIP speeds and simplifies verification of the most complex system-on-chip (SoC) designs. Synopsys Discovery VIP offers greater performance, debug and coverage...