EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Aug 24, 2021Synopsys Design, Verification and Silicon IP Solutions Reduce Design Risk and Accelerate Time-to-Market
Synopsys, Inc. (Nasdaq: SNPS) today announced that Achronix Semiconductor Corporation achieved first-pass silicon success for its new Speedster7t FPGA using comprehensive design, verification and...
-
Jun 28, 2021Fusion Design Platform Advancements Provide New Levels of Power-Optimized Performance for High-Growth AI, HPC and 5G Markets
Highlights for this Announcement: Gate-all-around (GAA) transistor architecture offers new opportunities and degrees of freedom to meet the exacting demands of power- and performance-sensitive designs
-
May 27, 2021Real-Time Chip Insights Provide Optimized Device Utilization Throughout the Silicon Lifecycle for Leading Market Applications
Highlights for this Announcement: DesignWare PVT monitoring and sensing subsystem IP supports cutting-edge technologies targeting AI, data center, HPC, consumer and 5G markets Innovative, modular...
-
May 25, 2021Design, Verification, and IP Solutions Combine to Deliver a Total-Compute-centric Solution That Enables Maximum Performance-Per-Watt for High-End Consumer Devices
Highlights of this Announcement: Arm's deployment of Synopsys' Fusion Design Platform, including RTL Architect and Fusion Compiler enables early adopters to achieve optimum PPA targets and...
-
May 13, 2021Delivers Next-Generation Solution Enabling 10 MHz Performance, Power-Aware Emulation, and System-Level Debug
Highlights of this Announcement: The industry's first 10 MHz emulation solution – ZeBu EP1 The industry's first SoC power-aware emulation system – ZeBu Empower Debug optimized for...