EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Nov 11, 2014High-Quality DesignWare IP, Verification IP and Galaxy Design Platform Tools Deliver Lower Power, Smaller Area and Faster Time-to-Market for Wi-Fi Networking SoC
Highlights: Nitero achieved first-pass silicon success for industry's first 60GHz Wi-Fi SoC using Synopsys DesignWare IP for PCI Express technology, Verification IP and Design Compiler and...
-
Oct 30, 2014Silicon-Proven, Reprogrammable NVM IP Delivers Smallest Area for Calibration and Trimming Applications
Highlights: Reprogrammable NVM IP on TowerJazz 180-nm process technology enables analog IC trimming and in-field calibration without additional masks or process steps Small footprint...
-
Oct 28, 2014Industry-First Solution Includes DesignWare USB 3.1 Controller, IP Virtual Development Kit and Verification IP
Highlights: High-quality DesignWare USB 3.1 Device Controller IP reduces integration risk and accelerates availability of USB 3.1 SoCs USB 3.1 IP integrators can gain 2X faster data transfer...
-
Oct 15, 2014OWASP and C# Capabilities in Coverity Scan Expanded to Support Open Source Community
Coverity, Inc., a Synopsys company (Nasdaq:SNPS), today announced the release of its latest Coverity Scan™ Project Spotlight, which analyzed the security defects detected by its open source...
-
Oct 14, 2014Successor to Popular ARC 770D Core Delivers Significant Performance Increase, Support for 40-bit Physical Addresses and L2 Cache
Highlights: New 32-bit ARC HS38 processor core is based on the extensible ARCv2 architecture and is optimized for growing number of embedded applications running Linux Delivers more than 4200...