EDA
System
IP
SolvNetPlus
Training & Education
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
Dec 16, 2013LightTools version 8.1 is now generally available
Highlights: Extends multi-threaded processing support for dramatically faster backward ray trace analyses and photorealistic rendering Supports...
-
Dec 10, 2013Ellisys Protocol Analyzer Confirms Performance of 10 Gbps USB 3.1 Effective Data Rates, More Than Doubling SuperSpeed USB Throughput for Consumer Applications
Highlights: Demonstrated 10 Gbps USB 3.1 Host-Device data transfers at over 900 MBps enables increased performance for storage devices and PCs...
-
Dec 4, 2013Q4 2013 Financial Highlights
Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic...
-
Nov 12, 2013HPC Design Kit of Optimized Embedded Memories and Logic Libraries Yields 8 Percent Performance Improvement and 13 Percent Leakage Power Reduction with Smaller Area for CEVA-XC DSPs
Highlights: CEVA and Synopsys collaborated to develop highly optimized DSP core implementations for wireless communications applications...
-
Nov 6, 2013Use of Silicon-Proven DesignWare IP by More than 600 Companies Demonstrates High Quality and Low Integration Risk
Highlights: With 3,000 USB and 1,000 PCI Express IP design wins, Synopsys is the low-risk choice for designers implementing these standards...
-
Nov 5, 2013New Performance-Efficient Design Optimized for Maximum DMIPS/mm2 and DMIPS/milliwatt
Highlights: DesignWare ARC HS34 and HS36 cores are the first members in a new family of high-speed, low-power processors based on the extensible...
-
Oct 1, 2013Award Recognizes Technical Leadership, Number of Customer Tape-Outs, and Outstanding Customer Support
Highlights: Selection based on customer feedback, TSMC9000 compliance, number of customer tape-outs and technical support excellence Synopsys'...
-
Oct 1, 2013New TLM Subsystem Flow and Eclipse IDE Integration Speed VDK Availability for Software Developers
Highlights: New transaction-level model subsystem encapsulation enables better collaboration across teams, companies and geographies modeling...
-
Sep 9, 2013Significantly Reduces Test Integration Time and Improves Test QoR for Hierarchical SoCs
Highlights: Increase design and design-for-test (DFT) productivity with automatic test integration and validation of system-on-chip (SoC),...
-
Aug 21, 2013Q3 2013 Financial Highlights
Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic...