## Technology Momentum Drives Best Papers at 19th Annual Synopsys Users Group San Jose

PRNewswire MOUNTAIN VIEW, Calif. (NASDAQ-NMS:SNPS)

More Than 2,100 Engineers Set New Record for Attendance at EDA's Largest Users Group

MOUNTAIN VIEW, Calif., March 30 /PRNewswire-FirstCall/ -- Synopsys, Inc., a world leader in software and IP for semiconductor design and manufacturing, today announced the Best Paper Awards for the 19th annual Synopsys Users Group (SNUG®) San Jose, held from March 16 to 18 in Santa Clara, California. More than 2,100 Synopsys customers from 240 companies participated in the event, demonstrating that the passion and innovation that drive technology momentum have not abated during tough economic times.

The SNUG San Jose Technical Program highlighted advances in low-power design, advanced verification and the announcement of the Lynx Design System--Synopsys's production-ready chip implementation platform. More than 120 Synopsys tool users and company product experts delivered 46 customer papers, 31 Synopsys tutorials, and four panels. Nearly every Synopsys product was represented, from physical design, synthesis, sign-off, verification, analog mixed-signal and test to design-for-manufacture and intellectual property cores. Synopsys also hosted a day of sessions focused on the Synplicity® product lines of high-level synthesis, hardware-assisted verification, and field-programmable gate array (FPGA) implementation.

SNUG San Jose kicks off a full year of open forums around the world that more than 6,000 users attended last year. SNUG conferences comprise the largest users' group series in electronic design automation (EDA), attracting engineers to forums in India, Taiwan, Singapore, Boston, the United Kingdom, France, Israel and Japan.

The Best Paper, First Place award went to Clifford Cummings from Sunburst Design, Inc. for his paper, "SystemVerilog Assertions - Design Tricks and SVA Bind Files."

The Best Paper, Second Place, went to Kelly Larson from MediaTek Wireless for his paper, "Advanced VMM Transactor Development: Tips for Designing VIP You Wouldn't Mind Reusing."

The Best Paper, Third Place, went to Don Mills from Microchip Technology for his paper, "If Chained Implications in Properties Weren't So Hard, They'd be Easy."

The Best First Time Presenter Award went to Dan Prevedel from LSI Corporation for his paper, "SBPF Performance and Accuracy Evaluation."

The Technical Committee Award went to David Flynn from ARM for his paper, "Design for Power Gating - And What UPF Can, and Cannot, Do for You."

Technical Committee Honorable Mention Awards went to JL Gray, Jason Sprott and Sumit Dhamanwala from Verilab, and Clifford Cummings from Sunburst Design, Inc. for their paper, "Using the New Features in VMM 1.1 for Multi-Stream Scenarios," and to Doug Smith from Doulos for his paper, "Using Bind for Class-Based Testbench Reuse with Mixed-Language Designs."

"In these challenging times, SNUG provides an invigorating environment to network, learn about upcoming developments, and share ideas and experiences," said SNUG San Jose Technical Chair Andy Copper of ARCH Design Solutions, Inc. "The coming together of the technical community, driven by the everyday engineer, helps move technology forward and inspire innovation. Opportunities like these help brighten the outlook and ensure continued success."

Aart de Geus, chairman and chief executive officer at Synopsys, opened the conference with his keynote sharing a number of technology developments, including the Synopsys Lynx Design System, a comprehensive design creation system that allows design teams to streamline their processes. Developed for scalable use in design organizations of all sizes, Lynx combines a production-proven RTL-to-GDSII design flow with productivity-enhancing features to accelerate chip development while mitigating the risks of designing at new process nodes.

"One of the best ways to solve a complex problem is to share it with others and work together to not only determine, but execute the best solution," said de Geus. "SNUG conferences around the world encourage this type of mutual learning, helping engineers design differentiated products that fuel exciting advances in electronics. I always leave SNUG conferences energized by the thoughtful dialog that takes place across the engineering community."

Please visit the Synopsys Users Group website at <a href="http://www.snug-universal.org/">http://www.snug-universal.org/</a> for more information on upcoming events and how to submit a paper for consideration by the SNUG technical committee.

## **About Synopsys**

Synopsys, Inc. is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at <a href="http://www.synopsys.com/">http://www.synopsys.com/</a>.

Synopsys, SNUG and Synplicity are registered trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

**Editorial Contacts:** 

Yvette Huygen Synopsys, Inc. 650-584-4547 yvetteh@synopsys.com

Andrea Zils MCA, Inc. 650-968-8900 azils@mcapr.com

SOURCE: Synopsys, Inc.

Web site: http://www.snug-universal.org//http://www.synopsys.com/