## Synopsys Acquires ArchPro Design Automation

ArchPro's Power Management Technologies to Enhance Synopsys' Low Power Design and Verification Solution

PRNewswire-FirstCall MOUNTAIN VIEW, Calif. (NASDAQ:SNPS)

MOUNTAIN VIEW, Calif., June 18 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that it has acquired ArchPro Design Automation Inc. ArchPro's technologies enable engineers to address power management challenges in multi- voltage designs from chip architecture to RTL and gate-level design. These technologies allow verification of modern power management techniques such as power gating, substrate biasing, dynamic voltage and frequency scaling, and extend Synopsys' leadership in low power design and verification. Terms of the deal are not being disclosed at this time.

"ArchPro's industry-leading technologies are actively used in verification and sign-off of our most advanced multi-voltage designs," said Hisaharu Miwa, general manager, Design Technology Div., LSI Product Technology Unit at Renesas Technology Corp. "Use of innovative low-power design techniques continues to increase rapidly at Renesas. Integration of Synopsys' industry- leading verification technologies including SystemVerilog testbenches, coverage, and assertions with ArchPro's advanced power management verification techniques will create a unique value-proposition for addressing the exponentially growing verification challenge."

"Synopsys is the leading solution provider for low power designs and is playing a critical role in driving power format standards," said Pratap Reddy, chairman and CEO at ArchPro Design Automation. "ArchPro's silicon-proven power management technologies are a natural fit with Synopsys' advanced verification platform. The combination of ArchPro's technologies and Synopsys' market-leading verification solution will enable designers to successfully meet their power goals."

"Adoption of sophisticated power management techniques is increasing rapidly in the industry," said Manoj Gandhi, senior vice president and general manager, Synopsys' Verification Group. "ArchPro has built technology leadership to address the need of this growing market. This acquisition will help Synopsys continue to address customers' needs beyond our SystemVerilog leadership and deliver state-of-the-art power management verification technologies."

## **About Synopsys**

Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading system and semiconductor design and verification platforms, IC manufacturing and yield optimization solutions, semiconductor intellectual property and design services to the global electronics market. These solutions enable the development and production of complex integrated circuits and electronic systems. Through its comprehensive solutions, Synopsys addresses the key challenges designers and manufacturers face today, including power management, accelerated time to yield and system-to-silicon verification. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/.

## Forward-Looking Statements

This press release contains forward-looking statements within the meaning of Section 27A of the Securities Act of 1933 and Section 21E of the Securities Exchange Act of 1934, including Synopsys' expectations of the benefits of the acquisition of ArchPro Design Automation Inc. These statements are based on current expectations and beliefs. Actual results could differ materially from these statements as a result of unforeseen difficulties in the integration of ArchPro's technologies with Synopsys' product offerings and risks attendant to any acquisition, such as loss of key employees and failure to achieve expected synergies, as well as certain statements contained in the section of Synopsys' Annual Report on Form 10-K for the fiscal year ended October 31, 2006 entitled "Risk Factors."

Synopsys is a registered trademark of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

SOURCE: Synopsys, Inc.

CONTACT: Yvette Huygen, +1-650-585-4547, yvetteh@synopsys.com; or investors, Lisa Ewbank, +1-650-584-1901, both of Synopsys, Inc.

Web site: http://www.synopsys.com/