

Synopsys' PrimeYield Delivers Fast Turn-Around Time on Intel® Dual-Core Xeon® 5160 Processor

Scalable DFM Checks Accelerate Time-to-Yield for Designers

PRNewswire-FirstCall
MOUNTAIN VIEW, Calif.

Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that integrated circuit (IC) designers can achieve fast runtimes when using Synopsys' new PrimeYield LCC module on Intel® Dual-Core Xeon® 5160 Processors. Part of the new Synopsys PrimeYield design-yield analysis tool suite, PrimeYield LCC flags potential lithographical errors and process-variation effects for designers earlier in the design process and uses parallel processing to distribute the input job over several processors. As a result, PrimeYield LCC can deliver runtimes in minutes and hours instead of days for advanced 65- and 45-nm ICs, ultimately helping manufacturers accelerate both time-to-yield and time-to-market.

The PrimeYield LCC technology is being demonstrated in Intel Corporation's booth number 3143 at the Design Automation Conference (DAC) being held this week at Moscone Center in San Francisco. PrimeYield LCC is running an actual 65-nm layout in a matter of minutes with Intel architecture-based processors.

PrimeYield accurately predicts design-induced mechanisms that threaten yield and provides automated correction guidance to upstream design implementation tools. Built on production-baseline technology and manufacturing models used by the leading foundries and integrated device manufacturers (IDMs), PrimeYield gives designers improved control over the manufacturability of their advanced 65-nm and smaller designs. For manufacturers, PrimeYield helps improve process efficiencies and minimize yield loss.

"Synopsys has based PrimeYield LCC on proven technology used by the leading foundries and IDMs for thousands of production tape-outs," said Anantha Sethuraman, vice president of marketing, Design for Manufacturing at Synopsys. "Designers using PrimeYield LCC on Intel Xeon processors can quickly perform lithography simulation and easily make any necessary layout corrections through automated links to design implementation. Because of its strong performance results and ability to deliver huge time and cost savings, some PrimeYield customers are already qualifying the solution for 45-nanometer flows."

"Design customers increasingly need higher computing performance to conduct complex design steps like design-yield analysis," said Martin Menard, general manager and director of IT Platform Capability at Intel Corporation. "Scalable, large compute environments based on Intel® Dual-Core Xeon® 5160 processor-based platforms offer higher performance and scalability required for design applications like Synopsys PrimeYield to deliver required throughput."

About Synopsys

Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at <http://www.synopsys.com>.

NOTE: Synopsys is a registered trademark of Synopsys, Inc. All trade names, trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.
650-584-8635
sgulizia@synopsys.com

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 x115
lgmartin@mcapr.com

SOURCE: Synopsys, Inc.

CONTACT: Sheryl Gulizia of Synopsys, Inc., +1-650-584-8635, or
sgulizia@synopsys.com; or Lisa Gillette-Martin of MCA, Inc., +1-650-968-8900
ext. 115, or lgmartin@mcapr.com, for Synopsys, Inc.

Web site: <http://www.synopsys.com/>
