Mplicity Standardizes on Synopsys Formality Solution for Verification Of Multi-Core Design Flow

Formality Provides Comprehensive Solution for Retimed Design Verification

PRNewswire-FirstCall MOUNTAIN VIEW, Calif.

Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that Mplicity, a leader in multi-core design implementation, has standardized on the Synopsys Formality® equivalence checking solution and its retiming verification methodology for customers of Mplicity's CoreUpGrade offering. The Formality solution extends the reach of equivalence checking technology to provide a comprehensive verification offering that addresses complex design optimizations.

"Mplicity's 'CoreUpGrade' product seamlessly transforms a given single- processor core into an enriched multi-core, boosting silicon performance while reducing chip size and power consumption," said Eran Dagan, chief technology officer at Mplicity. "Register retiming is a significant part of the CoreUpGrade process and Synopsys' Formality verification technology excelled in its ability to verify this and other optimizations for our customers."

The Synopsys retiming verification methodology uses enhanced solver technologies to account for combinational changes that may have occurred during implementation. This methodology extends the reach of verification into spaces previously thought unverifiable by equivalence checking technology. Synopsys collaborated with Mplicity to ensure that the multi-core verification flow records the retiming and other data so that designers can verify all aspects of their multi-core design implementation flow.

"There has long been a gap between the level of design optimization achieved during implementation and what equivalence checking technology could readily verify," said Antun Domic, senior vice president and general manager, Synopsys Implementation Group. "The Formality-guided methodology safely closes this gap, allowing for significant improvements in design quality without sacrificing verifiability."

About Synopsys

Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at www.synopsys.com.

NOTE: Synopsys and Formality are registered trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

Editorial Contacts:

Sheryl Gulizia Synopsys, Inc. 650-584-8635 sgulizia@synopsys.com

Rachel Modena Barasch MCA, Inc. 650-325-7547 rbarasch@mcapr.com

SOURCE: Synopsys, Inc.

CONTACT: Sheryl Gulizia of Synopsys, Inc., +1-650-584-8635, or sgulizia@synopsys.com; or Rachel Modena Barasch of MCA, Inc., +1-650-325-7547, or rbarasch@mcapr.com, for Synopsys, Inc.

Web site: http://www.synopsys.com/