Cloud native EDA tools & pre-optimized hardware platforms
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Synopsys, Inc. (Nasdaq: SNPS) today announced it will report results for the second quarter fiscal year 2017 on Wednesday, May 17, 2017, after the market close. A conference call to review the...
InfoSec Global (ISG) and Synopsys, Inc. (Nasdaq: SNPS) today announced a collaboration to provide a comprehensive, embedded Root of Trust solution that integrates InfoSec Global's Agile...
Highlights: JavaCard/GlobalPlatform OS optimized for Synopsys' ARC SEM processors enables deployment of highly secure SoCs capable of thwarting malicious hardware and software attacks ARC SEM...
Highlights: Provides the new LucidDrive Traffic Simulation feature for virtual simulation of headlight road performance in dynamic traffic and road conditions Includes multiple vehicles in...
Highlights: Starblaze achieved first-pass silicon success and volume production of its STAR1000 SSD controller, demonstrating the high quality and reliability of DesignWare IP True Random Number...
Synopsys, Inc. (Nasdaq: SNPS) today announced that Wave Computing has selected Synopsys ZeBu® Server-3 system as the emulation solution for early software bring-up and development for its...
Highlights: New ASIL B Ready certified controllers and PHY IP includes PCI Express, USB, MIPI and LPDDR4 Industry's first ASIL D Ready ISO 26262 certified EEPROM and Trim NVM IP deliver...
Highlights: ARC Data Fusion IP Subsystem includes choice of ARC EM DSP processor (EM5D, EM7D, EM9D or EM11D), tightly coupled memory, peripherals and hardware accelerators that reduce SoC area and...
Synopsys, Inc. (Nasdaq:SNPS), today announced that Novatek has adopted Synopsys' industry first Verification IP (VIP) and source code Test Suite for HDMI 2.1 and HDCP 2.2. As the demand for higher...
Highlights: Industry's most complex chips verified with more than 200 CPUs overnight Complete foundry runset coverage for all FinFET processes In-Design physical signoff with IC Compiler II...