Cloud native EDA tools & pre-optimized hardware platforms
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Highlights: Ultra-low power DesignWare Die-to-Die PHY IP delivers less than 1pJ/bit for optimal energy efficiency in hyperscale data centers Compact analog front-end enables reliable links up to...
Synopsys, Inc. (Nasdaq: SNPS) today announced that it has shipped more than 3,000 HAPS®-80 prototyping systems since its introduction. HAPS-80 is deployed at more than 100 companies worldwide,...
Highlights: DesignWare Controller and PHY IP for PCI Express and LPDDR accelerates development of the advanced data flow processor-based SoC Embedded Memories and Logic Libraries offer options for...
MOUNTAIN VIEW, Calif., Oct 23, 2019 Highlights: Astera Labs' Aries Smart Retimer is the industry's first 32GT/s retimer SoC designed to the PCIe 5.0 specification. It doubles the signal reach and...
Highlights: Synopsys ARC VPX5 and VPX5FS DSP Processors are based on an extended instruction set and VLIW/SIMD architecture optimized for highly parallel processing Multiple vector floating-point...