Cloud native EDA tools & pre-optimized hardware platforms
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Highlights: Validated IP in TSMC 16-nm FinFET process accelerates 16-nm FinFET Plus (16FF+) IP development and reduces SoC integration risk Portfolio of IP under development for TSMC 16FF+ process...
Highlights: Industry's first complete PCI Express® 4.0 IP solution, supporting the latest PCI Express 4.0 standard, will be featured on June 4th at the PCI-SIG® Developers Conference 2014 in...
Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today reported results for its second quarter of...
Coverity, Inc., a Synopsys company (Nasdaq: SNPS), today announced it has completed the acquisition of Kalistick, a provider of cloud-based software solutions that boost testing efficiency by...
Highlights: New DTS-HD audio decoder optimized to minimize processor bandwidth and memory size requirements on ARC single- and dual-core audio processors DTS-HD decoder provides a single package...
Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced it will report results for the...
Highlights: Multi-year collaboration will produce VDKs to enable early software development for Freescale microcontrollers and processors Synopsys Virtualizer™ Development Kits (VDKs) enable...
Highlights: Design Compiler Graphical delivers 10 percent faster timing and tight correlation to IC Compiler Mellanox widely deploys Design Compiler Graphical to achieve challenging design goals...
Highlights: Dialog deployed DFTMAX Ultra on a mixed-signal IC in less than a day The device was manufactured and successfully tested for silicon defects Test time reduced by more than 3X Synopsys,...
Highlights: DesignWare USB 2.0 femtoPHY IP area is less than 0.2 sq. mm, and DesignWare USB 3.0 femtoPHY is less than 0.5 sq. mm, enabling designers to save PHY area and reduce overall silicon...