China 简体中文 Japan 日本语 United States English
International Office Locations
News Release

In this section of the Synopsys News Room, you'll find our news releases. The releases are listed in chronological order and are archived by year.

Archives: 2014 / 2013 / 2012 / 2011 / 2010 / 2009 / 2008 / 2007 / 2006 / 2005 / 2004 / 2003

2008 Archives

Dec 17, 2008
Enhancements to Industry's Most Proven Verification Methodology Include New Base Classes and Performance Analyzer Application
Dec 17, 2008
High-Quality, Silicon-Proven DesignWare IP Lowers Design Risk and Enables Interoperability with Hi-Speed USB Products
Dec 15, 2008
Addition of Altera Stratix III FPGA-based prototyping boards targets algorithmic design and early software development
Dec 8, 2008
Advanced Routing And Lower Clock Skew Seen As Critical For High-Performance Designs
Dec 1, 2008
Asset Acquisition to Facilitate Expansion in the Fast-Growing Rapid Prototyping Segment
Nov 24, 2008
Modern Architecture and Unified Design and Verification Environment Key to Productivity
Nov 20, 2008
Companies Select Synopsys DesignWare IP as Preferred Solution for SoC Designs
Nov 19, 2008
Enhanced Composite Current Source (CCS) Modeling Technology Reduces Library Data Size by 75 Percent; Improves EDA Tool Efficiency by up to 60 Percent
Nov 12, 2008
DesignWare SuperSpeed USB IP Solution Eases Integration Effort for High Performance SoC Designs
Nov 6, 2008
Property and Parameter Definitions Contribution Will Help Enable Standardized PDKs and Custom IC Design Interoperability
Nov 3, 2008
Topics include 3rd party EDA tool integration with Galaxy Custom Designer™ solution and IPL Alliance Updates
Nov 3, 2008
Ease of Deployment Critical in Meeting Time-to-Market Requirements
Oct 30, 2008
Complete, Silicon-proven SATA IP Solution Consisting of Digital Controllers, PHY and Verification IP Lowers Risk and Speeds Time-to-market for SoC Designs
Oct 28, 2008
Unique Power-Aware Test Capabilities Reduce Yield Loss
Oct 15, 2008
Collaboration accelerates growth of rising industries in Japan
Oct 1, 2008
Tenth Annual Boston Event Draws Record Attendance of 434 Engineers and is Part of Largest User Conference Program in EDA
Sep 30, 2008
Productivity Achieved Deploying Galaxy Design Platform and Discovery Verification Platform Cited as the Key Decision Criteria
Sep 29, 2008
Faster Runtime, Enhanced Design Closure, and Increased Automation Boost Designer Productivity
Sep 24, 2008
Synopsys' Saber and System Studio products qualified on Windows HPC Server 2008

 Email Page    Print